Figure 4: Multilayer stack of trap chip (not drawn to scale).
From: Scalable loading of a two-dimensional trapped-ion array
Surface electrodes, wiring layer and ground plane are made of sputtered Nb. Insulating layers are formed by plasma-enhanced chemical vapour deposited silicon dioxide (SiO2).
