Fig. 5: Schematic diagrams of DAC circuits conventionally used in the literature to bias the rows of the memristive crossbar.
From: Hardware implementation of memristor-based artificial neural networks
a N-bit weighted Binary, b Current-steering DAC, c Memristive-DAC d N-bit R-2R DAC and e Pulse Width Modulation (PWM)-based DAC.
