Fig. 2: Device design and fabrication.
From: Electrical manipulation of telecom color centers in silicon
a Fabrication process for realizing diode-integrated G centers in SOI. b Top view illustration of completed electrical device, and c associated optical micrograph depicting appearance of finished device, with notable regions denoted. The junction spacing d is varied across the wafer to enable a range of emitter-field coupling strengths.
