Fig. 3

Observable Dense Encoding Circuit as a universal generator, based on a universal state preparation circuit V, with each parameterized gate replaced by a circuit from²⁴. \(n=\log (M+1)\) and \({P}_{m}=2M\left\vert m\right\rangle \left\langle m\right\vert -I\).