Figure 4
From: Memory characteristics of silicon nanowire transistors generated by weak impact ionization
Schematic illustration for (a) program (write “1”) and (b) erase (write “0”). (c) Memory characteristics of the n+-p-n+ SiNW FET based on hysteresis characteristics of the V GS–I DS curve.
