Figure 10
From: Scalable excitatory synaptic circuit design using floating gate based leaky integrators
(a) STDP behavior at different circuit temperatures (0–60 °C). (b) Change in power consumption upon the circuit temperature.
Figure 10 | Scientific Reports
