Figure 8
From: Scalable excitatory synaptic circuit design using floating gate based leaky integrators
(a) Charge relaxation time τ relax with tunnel barrier thickness t tun for different capacitance C FG values in the FG integrator sketched in the inset of (b). (b) A relationship between C FG and t tun for a τ relax of 0.5 s.
