Figure 2
From: Device quantization policy in variation-aware in-memory computing design
Multiple cells per weight schemes to represent a higher precision weight. (a) Digital MLC using N 1-bit cells on the same WL to represent an N-bit weight. (b) Analog MLC using 2N-1 1-bit cells on the same WL to represent an N-bit weight.
