Table 1 Operating conditions of the 1T-SRAM cell.

From: One-transistor static random-access memory cell array comprising single-gated feedback field-effect transistors