Figure 24
From: Efficient design and analysis of secure CMOS logic through logic encryption
Output probability analysis using key-based gates.
Figure 24 | Scientific Reports
From: Efficient design and analysis of secure CMOS logic through logic encryption
Output probability analysis using key-based gates.
