Figure 25
From: Efficient design and analysis of secure CMOS logic through logic encryption
Output probability analysis using stack gates.
Figure 25 | Scientific Reports
From: Efficient design and analysis of secure CMOS logic through logic encryption
Output probability analysis using stack gates.
