Figure 26
From: Efficient design and analysis of secure CMOS logic through logic encryption

Case-1: Probability analysis using proposed gates.
From: Efficient design and analysis of secure CMOS logic through logic encryption
Case-1: Probability analysis using proposed gates.