Figure 27
From: Efficient design and analysis of secure CMOS logic through logic encryption
Case-2: Probability analysis using proposed gates.
Figure 27 | Scientific Reports
From: Efficient design and analysis of secure CMOS logic through logic encryption
Case-2: Probability analysis using proposed gates.
