Figure 28
From: Efficient design and analysis of secure CMOS logic through logic encryption
Case-3: Probability analysis using proposed gates.
Figure 28 | Scientific Reports
From: Efficient design and analysis of secure CMOS logic through logic encryption
Case-3: Probability analysis using proposed gates.
