Figure 39
From: Efficient design and analysis of secure CMOS logic through logic encryption

% Change in area compared to proposed design.
From: Efficient design and analysis of secure CMOS logic through logic encryption
% Change in area compared to proposed design.