Figure 40
From: Efficient design and analysis of secure CMOS logic through logic encryption
% Change in power compared to proposed design.
Figure 40 | Scientific Reports
From: Efficient design and analysis of secure CMOS logic through logic encryption
% Change in power compared to proposed design.
