Figure 44
From: Efficient design and analysis of secure CMOS logic through logic encryption

% of Change in power for XOR & XNOR gates compared to proposed design.
From: Efficient design and analysis of secure CMOS logic through logic encryption
% of Change in power for XOR & XNOR gates compared to proposed design.