Figure 45
From: Efficient design and analysis of secure CMOS logic through logic encryption
% of Change in delay for XOR & XNOR gates compared to proposed design.
Figure 45 | Scientific Reports
From: Efficient design and analysis of secure CMOS logic through logic encryption
% of Change in delay for XOR & XNOR gates compared to proposed design.
