Figure 46
From: Efficient design and analysis of secure CMOS logic through logic encryption

% of Change in PDP for XOR & XNOR gates compared to proposed design.
From: Efficient design and analysis of secure CMOS logic through logic encryption
% of Change in PDP for XOR & XNOR gates compared to proposed design.