Figure 47
From: Efficient design and analysis of secure CMOS logic through logic encryption
% of LUT overhead over the proposed encryption.
Figure 47 | Scientific Reports
From: Efficient design and analysis of secure CMOS logic through logic encryption
% of LUT overhead over the proposed encryption.
