Figure 21
From: A quad DC source switched three-phase multilevel DC-link inverter topology

Experimental gating pulses for switch S2.
From: A quad DC source switched three-phase multilevel DC-link inverter topology

Experimental gating pulses for switch S2.