Figure 2
From: Mechanical writing of n-type conductive layers on the SrTiO3 surface in nanoscale
Conductive surface layer on the FET sample.
(a) Schematic illustration for the FET measurement configuration. (b) Topography of the FET sample surface. (c) Current distribution of the conductive nanolayer (blue rectangle in b).
