Figure 4
From: Electric field modification of magnetism in Au/La2/3Ba1/3MnO3/Pt device
Room-temperature magnetic hysteresis loops of the Au/LBMO/Pt device for the initial state, LRS and HRS.
The inset of Fig. 4 is the schematic diagram of Au/LBMO/Pt memory cell.
