Figure 5
(a) Array accessing sequence, where the initial bit per row/column is accessed ‘n’ times, while the rest of the bits in the same row/column are accessed once. (b) The accessing sequence in case of using predefined “dummy bits”, where all of the bits of the array are accessed in a single stage fashion. d: dummy bit, i: initial bit and r: regular bit.
