Figure 13
From: On-chip sub-terahertz surface plasmon polariton transmission lines with mode converter in CMOS

The simulation approach by considering the dummy metal fill effect with illustration of dummy configuration.
From: On-chip sub-terahertz surface plasmon polariton transmission lines with mode converter in CMOS

The simulation approach by considering the dummy metal fill effect with illustration of dummy configuration.