

ARTICLE

Open Access

Nanograin network memory with reconfigurable percolation paths for synaptic interactions

Hoo-Cheol Lee¹, Jungkil Kim²✉, Ha-Reem Kim¹, Kyoung-Ho Kim³, Kyung-Jun Park¹, Jae-Pil So¹, Jung Min Lee¹, Min-Soo Hwang¹ and Hong-Gyu Park¹✉

Abstract

The development of memory devices with functions that simultaneously process and store data is required for efficient computation. To achieve this, artificial synaptic devices have been proposed because they can construct hybrid networks with biological neurons and perform neuromorphic computation. However, irreversible aging of these electrical devices causes unavoidable performance degradation. Although several photonic approaches to controlling currents have been suggested, suppression of current levels and switching of analog conductance in a simple photonic manner remain challenging. Here, we demonstrated a nanograin network memory using reconfigurable percolation paths in a single Si nanowire with solid core/porous shell and pure solid core segments. The electrical and photonic control of current percolation paths enabled the analog and reversible adjustment of the persistent current level, exhibiting memory behavior and current suppression in this single nanowire device. In addition, the synaptic behaviors of memory and erasure were demonstrated through potentiation and habituation processes. Photonic habituation was achieved using laser illumination on the porous nanowire shell, with a linear decrease in the postsynaptic current. Furthermore, synaptic elimination was emulated using two adjacent devices interconnected on a single nanowire. Therefore, electrical and photonic reconfiguration of the conductive paths in Si nanograin networks will pave the way for next-generation nanodevice technologies.

Introduction

Simultaneous processing and storage of data in a single memory device are required for efficient computation, in addition to the traditional read and write functions in the von Neumann-structured device^{1,2}. To this end, artificial synaptic devices to control signal weights have been developed by mimicking synaptic behaviors in biological systems^{3–8}. While arrays of the devices are capable of neuromorphic computation, single devices alone can form hybrid networks with biological neurons that enable interaction and communication between the brain and computer^{3–11}. Approaches such as filament formation and ion-transport recombination have been widely used

to control the current level and perform the computation; an electric field causes filament formation or ion vacancy movement in metal oxides of memristors, thereby allowing non-volatile resistance switching and analog in-memory computation^{12–18}. However, it is widely known that performance degradation of these devices is unavoidable because of the irreversible aging caused by the evolution of the internal structures¹⁹.

On the other hand, photonic devices have been proposed for controlling current levels without device degradation^{20–24}. For example, photon-triggered transistors and atomically thin phototransistors were successfully demonstrated showing high device performance^{20,21}. Photonic synapses for neuromorphic applications were also demonstrated, including the utilization of low-dimensional materials^{25,26}. However, photocurrent generation in these semiconductor devices was typically used for current enhancement^{20–26}. Suppression of current levels and switching of analog conductance remain


Correspondence: Jungkil Kim (jungkil@jejunu.ac.kr) or Hong-Gyu Park (hgpark@korea.ac.kr)

¹Department of Physics, Korea University, Seoul 02841, Republic of Korea

²Department of Physics, Jeju National University, Jeju 63243, Republic of Korea

Full list of author information is available at the end of the article

These authors contributed equally: Hoo-Cheol Lee, Jungkil Kim, Ha-Reem Kim, Kyoung-Ho Kim.



challenging in a photonic manner. Although light-induced current reduction has been reported in graphene/MoS₂ photoresponsive devices and mechano-photonic devices^{27,28}, the fact that these devices require specific conditions for their operation, such as low temperatures of 130 K or mechanical displacements in millimeters, places critical constraints on their practical implementation and integration. Therefore, using the advantages of electronic and photonic devices, it is necessary to demonstrate the analog and reversible control of a persistent current path in a nanodevice without structural deformation. Such a memory device will be useful not only for simultaneous data processing and storage, but also for advanced applications such as synaptic interactions.

Here, we demonstrated reconfigurable percolation paths in nanograin networks for synaptic interactions, using a single Si nanowire (NW) with a solid core and porous shell segment. The electrical and photonic control of the conductive paths in the Si nanograin networks of the NW shell efficiently adjusted the persistent current level in an analog and reversible manner. In addition to memory behavior, photonic habituation in the NW device was demonstrated by abruptly disconnecting the current

percolation path under laser illumination. Furthermore, using potentiation and habituation processes, the characteristics of a nanoscale synaptic device were demonstrated in this single NW memory. In particular, synaptic elimination was achieved in two adjacent devices interconnected on a single NW, by using photonic habituation as a kill switch for the device under illumination. We believe that electrical and photonic reconfiguration of the conductive paths in Si nanograin networks, as well as emulating synapses in NW memory, will be essential for next-generation nanodevice technologies.

Results

We utilize nanograin networks to control persistent current paths in a reversible manner without structural deformation (Fig. 1a, b). Because numerous nanograins are interconnected, such networks have a high resistance; however, electrical charging can form current percolation paths with a lower resistance. Indeed, electric charges are stored in the networks because of the self-capacitive nature of the nanograins^{29,30}. As the electrical charges increase, the current flow process changes from electron hopping to space-charge-limited one (Fig. 1a). First, the electron hopping is dominant in the absence of charging,

due to the Coulomb barrier in nanograins (left, Fig. 1a). The current percolation paths start to be created by charging in the nanograin networks, allowing for the space-charge-limited current (right, Fig. 1a). We note that the current by electron hopping (I_H) is much lower than the space-charge-limited current (I_{SCL}). This is due to the fact that the electrical connection in the percolation path is simply accomplished by the charged nanograin networks, whereas hopping process requires the activation energy to overcome Coulomb barrier³¹. Thus, by adjusting the I_H and I_{SCL} , the analog control of the persistent current level is feasible.

The reverse process can be demonstrated by reducing electrical charging. Although a reverse bias voltage can be applied for this purpose, percolation paths in the networks are simply re-created in the backward direction, preventing an effective decrease in current. Interestingly, the nanograin networks facilitate photonic habituation that progressively suppresses the current by the annihilation of charges and the disconnection of the current percolation paths under illumination (Fig. 1b). The charges stored in the nanograin networks are released in the light condition. This process is opposed to that the current is enhanced by the photocarrier generation in semiconductors²¹. Depending on the light intensity, the current can be gradually reduced by disconnecting part or all of the percolation paths (left and right, Fig. 1b).

We theoretically investigate the contribution of I_H and I_{SCL} to the total current using the percolation theory of conductivity³². The stored charge in the nanograin networks is described by the parametric charge, Q_P (see “Methods” section). As a function of Q_P , we calculated the weight function, w , which indicates the number of current percolation paths (Fig. 1c). Based on the percolation theory of conductivity, w was zero when $Q_P < Q_C$ because there were no current percolation paths, whereas w increased when $Q_P > Q_C$, where Q_C is the critical parametric charge. Notably, the total current, $I_D = (1 - w) I_H + w I_{SCL}$, was determined by the history of the applied bias voltage, V_D . We then calculated Q_P and I_D with the V_D sweep in our model (Fig. 1d, e). As V_D increases from 0 to 5 V (forward sweep), Q_P and I_D increase by charging. I_D is the same as I_H until the set point ($Q_P = Q_C$), but then starts to increase rapidly with the contribution of I_{SCL} (Fig. 1e). On the other hand, I_D (and Q_P) decreases for the backward V_D sweep; at the same V_D , I_D exhibits a larger value than the one with the forward V_D sweep. This hysteresis loop is formed due to the delayed response of Q_P in the V_D sweep. Since the characteristic time for charging in the nanograin networks is an order of seconds by the high resistance of hopping transport³¹, the charging (or discharging) does not immediately follow the V_D sweep. Moreover, the quick analog suppression of I_D under illumination can erase the history of the applied V_D


(red arrows, Fig. 1e), providing a function of reversible kill switch of charging.

These unique properties of nanograin networks can be realized using porous Si structures on the tens of nanometer scale²⁰. The memory device is specifically implemented by rationally designing a single Si NW with a solid core and porous shell structure (Fig. 2a). This Si NW has two distinct segments along the longitudinal NW axis. One segment is composed of the single-crystal solid Si core and the porous Si shell, whereas the other is only the solid Si. Two electrodes are placed on each segment to apply the bias voltage to the porous shell. Then, the proposed memory property can be seen between the solid core channel and the electrode.

To fabricate the NW devices with two structurally distinct segments, we used metal-assisted chemical etching (see “Methods” section)²⁰. As shown in a scanning electron microscope (SEM) image of a NW structure (Fig. 2b), the left and right electrodes were fabricated on the long solid segment (\blacktriangle) and the short core/shell segment (\star), respectively. In addition, we performed the transmission electron microscopy (TEM) analysis to investigate the interface between the pure solid and core/shell segments (inset, Fig. 2b). The ~15-nm-thick porous shell was observed in the core/shell segment, showing a brighter contrast than the solid core. This feature was more clearly seen in the high-resolution TEM image, in which the core/shell segment exhibited numerous nanometer-sized Si crystallite networks and nanoscale voids of the porous shell and single-crystal lattice of the solid core (Fig. S1).

To investigate the memory property, we measured the I – V curve of the fabricated NW device. The current changed by dual sweeping of applied voltage (black arrows) (Fig. 2c). A clear hysteresis loop was observed at bias voltages between 0 and 5 V, as expected in the theoretical analysis of Fig. 1e, whereas the pure Si NW device exhibited a linear I – V curve (Fig. S2). The current showed a similar behavior in the negative voltage sweep, but the lower current level was formed because of the Schottky barrier between the porous Si shell and the solid Si core (Fig. S3).


Furthermore, photonic habituation was demonstrated in the NW device by illuminating the 658-nm laser on the porous shell region (Fig. 2d, e). We measured current levels under a bias voltage of 5 V, while the laser was off and on for every 7 s (Fig. 2d). In the dark, the current increased from ~0.5 to ~6 μ A by electrical charging. In contrast, when the laser was turned on, the high current level was immediately decreased to maintain the low current level, as expected in Fig. 1. In response to the laser cycle, the measured current level reproducibly cycled with the periodic dark and light conditions. Systematic experiments were performed under various illumination conditions with laser powers ranging from 17 to 720 μ W.



Notably, as the laser power increased, the current in the light condition decreased. This photon-triggered current level was plotted as a function of the pump power, revealing that the lowest laser power for photonic habituation was $\sim 17 \mu\text{W}$ (Fig. 2e). In addition, when the laser power was larger than $\sim 520 \mu\text{W}$, the current was maintained at $\sim 2.5 \mu\text{A}$. Furthermore, we investigated current levels under laser illumination at various wavelengths (Fig. S4). The measurement showed that the current in the light condition decreased further as the wavelength of the pump laser was shorter. We note that photonic habituation is highly sensitive to laser power and wavelength, enabling the precise analog control of the current in the memory device.

By using the memory behavior and photonic habituation, the NW can function as an artificial synaptic device^{8,12}. To examine the synaptic behaviors of short-term and long-term plasticity, we measured the current by applying paired pulses with a peak voltage of 5 V, a width of 100 ms, and a time interval (Δt) of 200 ms (Fig. 3a). The current level was then recorded with a read voltage of 0.5 V; the operation of the NW device was not

affected by this small read voltage. The measurement showed that two current peaks were generated by the voltage pulses. The excitatory postsynaptic current (EPSC), the difference between the next peak current and the initial current, increased with each voltage pulse¹². We can understand these features based on our model in Fig. 1: a current percolation path is created inside the nanograin network by the electrical charging of the nanograin when a voltage pulse is applied. When two short-interval pulses are applied, the formation of percolation paths overlaps, resulting in a higher second current peak than the first one. The on-off ratio for the first voltage pulse in Fig. 3a was ~ 4 , which is comparable to previous work^{8,33,34}. Furthermore, the enhanced current called postsynaptic current (PSC) was observed after the voltage pulses were turned off. In particular, the PSC decreased slowly with increasing time and exhibited the significant dependence on the iteration number of the voltage pulses and the width of the single voltage pulse (Fig. S5). We note that these behaviors of the NW device are similar to the plasticity properties of synapses^{12,35}.



To assess the characteristics of the short-term plasticity, we obtained the paired-pulse facilitation (PPF) index defined by the difference between the first and second EPSCs, with varying Δt from 200 to 2000 ms (Fig. 3b). The maximum PPF was 205% at Δt of 200 ms, and this value decreased gradually as Δt increased. Such a high PPF index of the short-term synaptic plasticity enables the

demonstration of volatile memory devices³⁵. In addition, the spike-timing-dependent plasticity (STDP) was investigated to show the long-term plasticity for a non-volatile memory behavior^{12,13}. To demonstrate the STDP, the ratio of the PSC and initial current level, ΔW , was plotted as a function of Δt (Fig. 3c). A pair of the +5 and -5 V (or -5 and +5 V) voltage pulses were applied for $\Delta t > 0$ (or

$\Delta t < 0$), to realize the cases that a pre-synaptic spike leads to (or follows) a post-synaptic spike (insets, Fig. 3c). In both cases, a shorter Δt resulted in greater values of the PPF index and ΔW on the device, enabling the modification of short-term and long-term memory, respectively. When the pulse interval is sufficiently long, the increase rates of the PPF index and ΔW are low due to the loss of some charge between each pulse.

Next, we demonstrated electrical potentiation and photonic habituation for memory and erasure, respectively, using the plasticity property of the NW device (Fig. 3d). First, the potentiation process was performed by applying voltage pulses of 5 V (width of 100 ms and Δt of 200 ms) for the first 6 s, which resulted in the gradual increase of PSC. The NW device was reliable in the five cyclic potentiation processes (Fig. S6). After the potentiation was done, the photonic habituation was performed for the next 6 s. In this process, the 658-nm laser pulses (power of 702 μ W, width of 100 ms, and Δt of 200 ms) were incident to the NW shell, while the current was recorded by the read voltage of 0.5 V (Fig. S7). The measurement showed that the current level was modulated depending on the on and off states of the laser. Interestingly, the current increased and decreased rapidly in the light and dark conditions, respectively. This process is different from the one in Fig. 2d, which showed the reduction in current in the light condition due to the application of a continuous bias voltage of 5 V to the NW.


For the quantitative analysis of the photonic habituation, we plotted the PSC as a function of the pulse number (Fig. 3e). The PSC gradually decreased during 30 repetitions of the laser pulse. Whereas the maximum PSC was \sim 200 nA at the 30th voltage pulse in the potentiation process, the PSC decreased linearly with increasing number of laser pulse, down to \sim 100 nA at the 60th laser pulse. We also analyzed the current levels during photonic habituation with varying laser powers from 66 to 641 μ W (Fig. 3f). We measured the higher (lower) current in each light (dark) condition, as the laser power increased, which resulted in a smaller PSC (Fig. S8). The consecutive photonic habituation of the electric charges stored in the porous NW shell during potentiation can explain the decrease in PSC with increasing number of laser pulse. In this case, higher laser power releases more stored charges and reduces the PSC further.

Furthermore, we performed the pattern recognition simulations to investigate the potential of the NW devices for neuromorphic computing, when photonic and electrical habituation processes were used. To compare photonic and electrical habituation, we also demonstrated electrical habituation following electrical potentiation (Fig. S9). The current level modulation and PSC behavior were similar to those shown in Fig. 3d, e, respectively; however, the linearity of the PSC was lower than in Fig. 3e.

According to our model, in photonic habituation, the charged electrons in the nanograin network are excited to a higher electronic state and are immediately removed by the illumination²⁰, resulting in a linear decrease of the PSC with increasing number of laser pulses (Fig. 3d, f). However, in electrical habituation, the linearity of the PSC becomes relatively poor due to the Schottky junction between the porous Si shell and the solid Si core³⁶ (Fig. S9). Based on the PSC fitting results obtained in Figs. 3e and S9, the backpropagation method, a common method for benchmarking synaptic array architectures, were used on two data sets of 8×8 and 28×28 pixels image versions of handwritten digits³⁷. We calculated the recognition accuracies of networks after training epochs (Fig. 3g, h). After 20 training epochs, the photonic and electrical processes can read small-size (large-size) handwritten digits with accuracies of 94.7% (93.1%) and 93.2% (88.0%), respectively, showing that the photonic process approaches the ideal case with an accuracy of 95.5% (98.1%). Therefore, these comprehensive results confirm that the NW memory functions as a reliable synaptic device. Furthermore, the large difference in numeric, photonic, and electrical accuracies for large-size handwritten digits compared to small-size handwritten digits is due to the fact that networks processing large-size handwritten digits have more synapses than networks processing small-size handwritten digits, making them more vulnerable to the nonlinear properties of the device.

Finally, we highlight that using our NW devices, we can demonstrate a new synaptic interaction that is not achievable in electrical processes. For example, in two adjacent NW devices connected in parallel, photonic habituation as the kill switch prevents the construction of a current percolation path of one device and allows the enhancement of current in the other device. In fact, this process mimics the synaptic elimination in biological systems³⁸. While two synapses are active with balanced stimulations (left, Fig. 4a), punishment signals from the more active synapse (synapse 2) can inactivate the less active synapse (synapse 1) (right, Fig. 4a). Since the illumination on one NW device during the potentiation process functions as a punishment signal, the other NW device in the dark condition exhibits the enhanced signal. Such a process cannot be demonstrated using electrical habituation, because the current percolation path is always formed by applying a forward or reverse bias voltage.

Two adjacent NW devices were fabricated in a single NW, using a long core/shell segment and two metal electrodes on it with 2 μ m distance (Fig. 4b). Device 1 and device 2 defined by the two electrodes are connected in parallel by the solid core with low resistance. The insets of Fig. 4f show the measured I - V curves of the two NW devices; similar hysteresis loops were observed. Then,



using these devices, we design three different cases to emulate various synaptic interactions. First, in Case I, the two adjacent devices are in the dark condition (Fig. 4c). The charges move through the solid core, and the current percolation paths are generated in both devices. Second, in Case II, the laser is illuminated on only device 1 (Fig. 4d). Device 1 has a relatively high resistance since the

current percolation path cannot be created there, and more charges move toward device 2. Third, Case III is similar to Case II, but device 2 is under illumination and only device 1 exhibits the high current flow (Fig. 4e).

These three cases were examined through systematic experiments (Fig. 4f–h and “Methods” section). For the potentiation process, 10 pulses with a peak voltage of 5 V,

a width of 100 ms, and Δt of 200 ms were applied to both the devices between 10 and 12 s. The current of each device was measured as a function of time. While Case I was realized in the dark condition, the 658-nm laser with a sufficiently high power was continuously illuminated on either device 1 or device 2 for Case II or Case III, respectively. In the dark condition of Case I, the current of device 1 was measured to be larger than that of device 2, because the solid channel length for device 2 was longer than that of device 1 (Fig. 4f). In contrast, in Cases II and III, the current in the device illuminated by the laser decreased almost twice, whereas the current in the other device increased twice (Fig. 4g, h). For the quantitative analysis, we summarized the EPSC and retention in the three cases (Fig. 4i, j). In particular, the retention of the devices eliminated by the light illumination (Fig. 4j) can be explained by the annihilation of charges in the porous shell. Therefore, the synaptic elimination was verified in terms of the current level and retention of each device. Taken together, this synaptic interaction is a successful example of providing groundbreaking application possibilities by leveraging the photonic features of the NW memory device.

Discussion

In summary, we developed a nanograin network memory using reconfigurable percolation paths in a single Si NW with the solid core/porous shell and pure solid core segments. The electrical and photonic control of current percolation paths demonstrated the analog and reversible adjustment of the persistent current level. The NW device exhibited memory behavior with a hysteresis loop and current suppression using photonic habituation. In addition, the synaptic behaviors of memory and erasure were demonstrated by performing the potentiation and habituation processes in the single NW memory device. Notably, photonic habituation was sensitive to the incident laser power, showing a linear decrease in the PSC. Furthermore, photonic manipulation of the potentiation processes in two adjacent devices interconnected on a single NW enabled mimicking of the synaptic elimination. Therefore, photonic habituation in a NW memory device can show various synaptic interactions with a new function such as the kill switch.

Overall, electrical and photonic reconfiguration of conductive paths in Si nanograin networks opens up a new paradigm for next-generation nanodevice technologies. For a more practical implementation, the single NW memory device needs to address the following issues. First, while our NW devices are operated by electrical potentiation and photonic habituation, all-optical operation is necessary to fully address the endurance issue. Since photonic potentiation, as opposed to photonic habituation, is already present in other devices^{25,26,39}, all-

optical NW devices capable of both photonic habituation and potentiation can be developed by combining unique features of these devices. Second, scaling up the NW device is required for the use of a practical synaptic device. To this end, two-step metal-assisted chemical etching⁴⁰ and nanocombing assembly techniques⁴¹ can be used to fabricate porous segments at desired locations in a NW and aligned NW arrays, respectively. In the future, using the single NW memory device, it will be interesting to explore synaptic devices with synaptic density and energy efficiency comparable to the human brain^{42,43}, because smaller device sizes reduce power consumption while increasing integration density.

Methods

Transport model in the porous shell

We theoretically analyze the electric current in the porous shell using two different transport mechanisms: (1) electron hopping and (2) space-charge-limited currents. First, we consider the electron hopping current. Because of the self-capacitive nature, the electrons can be localized in the Si nano-crystalline grains of the porous shell^{29,44}. These electrons move to the neighboring grains by hopping over the Coulomb barrier. Then, the current due to electron hopping is given by

$$I_H = \sigma_0 \exp\left(-\frac{eE_A}{k_B T}\right) \exp\left(\sqrt{\frac{V_d}{V_0}}\right) V_d \quad (1)$$

where e , k_B , T , σ_0 , E , and V_d are the elementary electric charge, Boltzmann constant, temperature, conductivity prefactor, activation energy, and bias voltage from drain to source, respectively^{29,32}. Here, V_0 is given by

$$V_0 = k_B^2 T^2 e^{-2} \left(\frac{e}{\pi \epsilon_0 \epsilon_r d}\right)^{-1} \quad (2)$$

where ϵ_0 , ϵ_r , and d are the permittivity in vacuum, dielectric constant of Si, and thickness of the porous shell, respectively⁴⁴. Because of the high resistance of hopping transport, I_H is low even for porous layers with tens of nanometers in thickness⁴⁴.

Next, we consider the space-charge-limited current. Due to the charging in the nano-crystalline grains, continuous networks of charged grains can form current percolation paths, allowing for the space-charge-limited current (I_{SCL})^{32,45}. With the analogy of the conventional field effect transistor model, I_{SCL} is given by

$$I_{SCL} = \frac{\mu_{eff} C_{grain}}{d} \left(V_g - V_{TH} - \frac{V_d}{2} \right) V_d \quad (3)$$

where C_{grain} , μ_{eff} , d , V_g , and V_{TH} are the self-capacitance of a grain in unit length, effective mobility, thickness of the porous shell, effective gate voltage, and threshold voltage,

respectively. I_{SCL} is much higher than I_H , due to the current percolation paths from source to drain.

The contribution of I_H and I_{SCL} to the total current varies depending on charging. We examine the change in total current using the percolation theory of conductivity³². The stored charge in the porous shell is described by the parametric charge, Q_p . In addition, the contribution of I_{SCL} to the total current is described using the weight function, $w = (Q_p - Q_c)^\alpha$, which indicates the number of current percolation paths. Here, Q_c and α are the critical parametric charge and the critical percolation conductivity exponent, respectively. When $Q_p < Q_c$, w is zero because there are no current percolation paths. In Fig. 1c, w was calculated with Q_c of 0.2 and α of 1.3. The total current, I_D , is given by

$$I_D = (1 - w)I_H + wI_{SCL} \quad (4)$$

Next, we analyze the change in I_D as a function of the applied voltage, V_D . I_D is a function of Q_p , and Q_p is given by

$$Q_p(t_0 + \Delta t) = Q_{p,0} + [V_D C_{grain} - Q_{p,0}] \left[1 - \exp\left(-\frac{\Delta t}{\tau}\right) \right] \quad (5)$$

where Δt , τ , and $Q_{p,0}$ are the charging time interval, characteristic time, and parametric charge at time t_0 , respectively. The porous shell is assumed to be a thin-layer capacitor. The constant V_D is applied for Δt at t_0 . The time series of Q_p is determined iteratively with the history of the applied V_D . To investigate the electric current in the porous shell, we introduce the physical parameters of porous Si to calculate the hysteresis loop in the $I_D - V_D$ curve (Fig. 1e). σ_0 , d , E_A , and ε_r are set to $0.01 \Omega^{-1} \text{m}^{-1}$, 20 nm, 0.32 eV, and 11.7, respectively. C_{grain} is set to $6.5 \times 10^{-10} \text{C V}^{-1} \text{m}^{-1}$ using the self-capacitance of a sphere with a diameter of 3 nm. Also, μ_{eff} is set to $1 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$, which is similar to the value of amorphous Si^{46,47}. In addition, we set τ , V_g , V_{TH} , α , and Q_c to 1 s, 2.5 V, 0.5 V, 1.3, and 0.2, respectively, as the free parameters. Then, in the forward (backward) V_D sweep from 0 to 5 V (from 5 to 0 V), the voltage step of 0.1 V (-0.1 V) is used. The constant V_D is applied during Δt of 70 ms in each voltage step. $Q_{p,0}$ is set to zero at $t = 0$. With these parameters, I_D and Q_p are calculated using Eqs. (4) and (5) (Fig. 1e).

Device fabrication

Si NWs with solid core/porous shell and pure solid core segments were fabricated using a metal-assisted chemical etching (MaCE) method^{20,48}. First, a monolayer of hexagonal-lattice closely packed polystyrene (PS) beads was transferred to the surface of an n-Si substrate with a

moderated doping level ($1\text{--}10 \Omega\text{-cm}$). The diameters of the PS beads were reduced from 300 nm to 180 nm by O_2 plasma etching with a power of 50 mW for 20 s. Next, a 50-nm-thick Au layer was deposited on the prepared sample using thermal evaporation, resulting in the formation of Au mesh on the Si substrate. The PS beads were removed by sonication in ethanol. To fabricate the NW shown in Fig. 2b, the Si substrate with the Au mesh was immersed in a mixed solution of HF, H_2O_2 , and H_2O (volume ratio is 5:1:6) at room temperature for 10 min. A porous shell was formed on the NW surface, by applying an external pulsed voltage of 4.5 V for 10 s to the Au mesh during the etching process. To fabricate the NW shown in Fig. 4b, two steps of MaCE were conducted. First, the Si substrate with the Au mesh was immersed in a mixed solution of HF, H_2O_2 , and H_2O (volume ratio is 5:0.5:3) at room temperature for 2 min, to generate a short solid segment. Then, the sample was immersed in a mixed solution of HF, H_2O_2 , and H_2O (volume ratio is 5:1.5:3) at room temperature for 5 min, to generate a long core/shell segment. Finally, to fabricate the NW memory device, the prepared NWs were dispersed onto a $Si_3N_4/SiO_2/Si$ substrate, and metal contacts were defined using aligned electron-beam lithography and thermal evaporation of Ti/Au (7/300 nm). A lift-off process was conducted by immersing the sample in acetone for 1 h.

Electrical measurements

The $I-V$ curves of the Si NW devices were measured using a source measure unit (2450 SourceMeter, Keithley) and a customized probe station. Voltage pulses were generated using a wavefunction generator (33500B, Keysight), and the current was measured as a function of time using a multimeter (DMM7510, Keithley). In the STDP experiment, the post-spike has the opposite polarity of potential to the pre-spike, and thus, it is commonly used to apply two bias voltages of opposite polarity to the same electrode to achieve pre-spike and post-spike^{12,13}. The PPF index and ΔW were recorded as the average of five measurements for each experiment. The PPF index was defined as $(I_1 - I_i)/(I_2 - I_i) \times 100\%$, where I_b , I_1 , and I_2 are the currents before the input spike voltage, current of the first spike voltage, and current of the second spike voltage, respectively. ΔW was defined as $(W_t - W_0)/W_0 \times 100\%$, where W_t and W_0 are the currents after and before applying the paired voltage pulses, respectively. After measuring each data point of the PPF index and ΔW , the low resistance state was reset by applying a negative voltage of -1 V to the NW device for 5 s.

Optical measurements

Photonic habituation were demonstrated using the optical measurement setup shown in Fig. S7. The pump laser diode (LD) with a wavelength of 658 nm was focused on the NW devices using a $\times 50$ objective lens with a numerical aperture

of 0.55. A supercontinuum laser with a wide wavelength range of 480 to 760 nm (SuperK EXTREME EXB-4, NKT Photonics) was used in Fig. S4. The spot size of the laser was $\sim 1 \mu\text{m}$. In Figs. 2d, 3d–f, and 4, a pulsed laser (repetition rate: 1 MHz, pulse width: 10 ns) was used to minimize the thermal effect in the NW devices.

STDP and retention fitting

The values of ΔW in Fig. 3c were fitted using an STDP learning function,

$$\Delta W = A_+ \exp\left(\frac{-\Delta t}{\tau_+}\right) \text{ if } \Delta t > 0, \text{ and } A_- \exp\left(\frac{-\Delta t}{\tau_-}\right) \text{ if } \Delta t < 0$$

The linear factors A_+ and A_- , which indicate the maximum change in device resistance for a single switching event, were obtained as 190.34 and 121.62, respectively. The exponential parameters τ_+ and τ_- , which represent the learning rate of the synapse, were obtained as 154.8 ms and 120.8 ms, respectively.

The retention in Fig. 4j was obtained by fitting the currents in Fig. 4f–h using an exponential decay function,

$$A_1 \exp\left(\frac{-t}{\tau}\right) + y_0$$

where y_0 is the current of memory at stabilized state, A_1 is the prefactor, and τ is the relaxation time constant.

Pattern recognition simulations

We performed an artificial neural network simulation based on the platform CrossSim^{42,49,50}, using the experimentally measured PSC characteristics. A three-layer (one hidden layer) neural network was used for the supervised learning with backpropagation. The network simulations were performed on two data sets: a small image version (8 × 8 pixels) of handwritten digits from the “Optical Recognition of Handwritten Digits” dataset and a large image version (28 × 28 pixels) of handwritten digits from Modified National Institute of Standards and Technology (MNIST) dataset⁵¹. We trained our network using the backpropagation algorithm with a gradient descent function. For small digit images, the network size was $64 \times 36 \times 10$. After training with 3823 images, recognition was performed on a 1797-image testing set that had not been used for training. For large digit images, the network size was $784 \times 300 \times 10$. After training with 60,000-images, recognition was performed using a separate 10,000-image testing set. The evaluation of recognition accuracy was repeated 20 times (20 epochs).

Totally symmetric and linear PSC changes were used for an ideal weight update process. However, the PSC features measured in our experiment were asymmetric and nonlinear. To include the nonlinearity of PSC in the simulation, we used the following equations for

conductance ($G = I_{PSC}/V_{read}$), which changes as a function of the normalized pulse number P^{50} :

$$G = G_1(1 - e^{-\nu P}) + G_{\min} \text{ (Positive pulse)}$$

$$G = G_{\max} - G_1(1 - e^{-\nu(1-P)}) \text{ (Negative pulse)}$$

$$\text{where } G_1 = \frac{G_{\max} - G_{\min}}{1 - e^{-\nu}}$$

Here, G_{\min} and G_{\max} are the minimum and maximum conductance, respectively, and ν is a parameter that characterizes the nonlinearity of the conductance. The response is exactly linear when $\nu = 0$. In our case, the PSC values between 21 and 72% for electrical habituation and 10 to 66% for photonic habituation were used to extract the nonlinearity parameters. Then, ν were 0.9 and 0.37 for the electrical and photonic habituation, respectively. Based on the built-in asymmetric nonlinear update model of CrossSim, these values were used in the simulation process⁵¹. In addition, a learning rate of 0.1 was used to simulate small-digit and large-digit images.

Acknowledgements

This work was supported by the National Research Foundation of Korea (NRF) funded by the Korean government (2021R1A2C3006781, 2021R1A4A3029839, and 2022R1F1A1063837). H.-G.P. acknowledges a support from the Samsung Research Funding and Incubation Center of Samsung Electronics (SRFC-MA2001-01).

Author details

¹Department of Physics, Korea University, Seoul 02841, Republic of Korea.

²Department of Physics, Jeju National University, Jeju 63243, Republic of Korea.

³Department of Physics, Chungbuk National University, Cheongju 28644, Republic of Korea

Author contributions

J.K. and H.-G.P. conceived the research. H.-C.L., J.K., and K.-J.P. fabricated the devices. H.-C.L., J.K., J.-P.S., J.M.L., and M.-S.H. conducted the measurements. H.-R.K. performed numerical simulations. K.-H.K. performed theoretical analysis. J.K., K.-H.K., and H.-G.P. wrote the manuscript based on input from all authors.

Data availability

The data that support the findings of this study are available from the corresponding authors upon reasonable request.

Conflict of interest

The authors declare no competing interests.

Supplementary information The online version contains supplementary material available at <https://doi.org/10.1038/s41377-023-01168-5>.

Received: 10 December 2022 Revised: 15 April 2023 Accepted: 23 April 2023

Published online: 15 May 2023

References

1. Ham, D. et al. Neuromorphic electronics based on copying and pasting the brain. *Nat. Electron.* **4**, 635–644 (2021).

2. Marković, D. et al. Physics for neuromorphic computing. *Nat. Rev. Phys.* **2**, 499–510 (2020).
3. Merolla, P. A. et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. *Science* **345**, 668–673 (2014).
4. Zahedinejad, M. et al. Memristive control of mutual spin hall nano-oscillator synchronization for neuromorphic computing. *Nat. Mater.* **21**, 81–87 (2022).
5. Sangwan, V. K. & Hersam, M. C. Neuromorphic nanoelectronic materials. *Nat. Nanotechnol.* **15**, 517–528 (2020).
6. Zidan, M. A., Strachan, J. P. & Lu, W. D. The future of electronics based on memristive systems. *Nat. Electron.* **1**, 22–29 (2018).
7. Danial, L. et al. Two-terminal floating-gate transistors with a low-power memristive operation mode for analogue neuromorphic computing. *Nat. Electron.* **2**, 596–605 (2019).
8. Zhu, X. J. et al. Ionic modulation and ionic coupling effects in MoS₂ devices for neuromorphic computing. *Nat. Mater.* **18**, 141–148 (2019).
9. Abbott, J. et al. A nanoelectrode array for obtaining intracellular recordings from thousands of connected neurons. *Nat. Biomed. Eng.* **4**, 232–241 (2020).
10. Custer, J. P. J. et al. Ratcheting quasi-ballistic electrons in silicon geometric diodes at room temperature. *Science* **368**, 177–180 (2020).
11. Rastogi, S. K. et al. Remote nongenetic optical modulation of neuronal activity using fuzzy graphene. *Proc. Natl. Acad. Sci. USA* **117**, 13339–13349 (2020).
12. Wang, Z. R. et al. Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. *Nat. Mater.* **16**, 101–108 (2017).
13. Kim, S. et al. Experimental demonstration of a second-order memristor and its ability to biorealistically implement synaptic plasticity. *Nano Lett.* **15**, 2203–2211 (2015).
14. Fuller, E. J. et al. Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing. *Science* **364**, 570–574 (2019).
15. Ielmini, D. & Wong, H. S. P. In-memory computing with resistive switching devices. *Nat. Electron.* **1**, 333–343 (2018).
16. Sheridan, P. M. et al. Sparse coding with memristor networks. *Nat. Nanotechnol.* **12**, 784–789 (2017).
17. Wan, W. E. et al. A compute-in-memory chip based on resistive random-access memory. *Nature* **608**, 504–512 (2022).
18. Li, C. et al. Analogue signal and image processing with large memristor crossbars. *Nat. Electron.* **1**, 52–59 (2018).
19. Arita, M. et al. Switching operation and degradation of resistive random access memory composed of tungsten oxide and copper investigated using in-situ TEM. *Sci. Rep.* **5**, 17103 (2015).
20. Kim, J. et al. Photon-triggered nanowire transistors. *Nat. Nanotechnol.* **12**, 963–968 (2017).
21. Konstantatos, G. et al. Hybrid graphene-quantum dot phototransistors with ultrahigh gain. *Nat. Nanotechnol.* **7**, 363–368 (2012).
22. Claire, F. J. et al. Structural and electronic switching of a single crystal 2D metal-organic framework prepared by chemical vapor deposition. *Nat. Commun.* **11**, 5524 (2020).
23. Kang, P. et al. Crumpled graphene photodetector with enhanced, strain-tunable, and wavelength-selective photoresponsivity. *Adv. Mater.* **28**, 4639–4645 (2016).
24. Ha, S. T. et al. Synthesis of organic-inorganic lead halide perovskite nanoplatelets: towards high-performance perovskite solar cells and optoelectronic devices. *Adv. Opt. Mater.* **2**, 838–844 (2014).
25. Zhou, F. C. et al. Optoelectronic resistive random access memory for neuromorphic vision sensors. *Nat. Nanotechnol.* **14**, 776–782 (2019).
26. Lee, J. et al. Monolayer optical memory cells based on artificial trap-mediated charge storage and release. *Nat. Commun.* **8**, 14734 (2017).
27. Roy, K. et al. Graphene-MoS₂ hybrid structures for multifunctional photo-responsive memory devices. *Nat. Nanotechnol.* **8**, 826–830 (2013).
28. Yu, J. R. et al. Bioinspired mechano-photonic artificial synapse based on graphene/MoS₂ heterostructure. *Sci. Adv.* **7**, eabd9117 (2021).
29. Hamilton, B. et al. Size-controlled percolation pathways for electrical conduction in porous silicon. *Nature* **393**, 443–445 (1998).
30. Godefroo, S. et al. Classification and control of the origin of photoluminescence from Si nanocrystals. *Nat. Nanotechnol.* **3**, 174–178 (2008).
31. Ben-Chorin, M., Möller, F. & Koch, F. Nonlinear electrical transport in porous silicon. *Phys. Rev. B* **49**, 2981–2984 (1994).
32. Kirkpatrick, S. Percolation and conduction. *Rev. Mod. Phys.* **45**, 574–588 (1973).
33. Baek, E. et al. Intrinsic plasticity of silicon nanowire neurotransistors for dynamic memory and learning functions. *Nat. Electron.* **3**, 398–408 (2020).
34. Park, S. O. et al. Experimental demonstration of highly reliable dynamic memristor for artificial neuron and neuromorphic computing. *Nat. Commun.* **13**, 2888 (2022).
35. Huh, W. et al. Synaptic barristor based on phase-engineered 2D heterostructures. *Adv. Mater.* **30**, 1801447 (2018).
36. Xi, F. B. et al. Artificial synapses based on ferroelectric schottky barrier field-effect transistors for neuromorphic applications. *ACS Appl. Mater. Interfaces* **13**, 32005–32012 (2021).
37. Lecun, Y. et al. Gradient-based learning applied to document recognition. *Proc. IEEE* **86**, 2278–2324 (1998).
38. Yasuda, M. et al. An activity-dependent determinant of synapse elimination in the mammalian brain. *Neuron* **109**, 1333–1349.e6 (2021).
39. Yin, L. et al. Synaptic silicon-nanocrystal phototransistors for neuromorphic computing. *Nano Energy* **63**, 103859 (2019).
40. Kim, J. et al. Photon-triggered current generation in chemically-synthesized silicon nanowires. *Nano Lett.* **19**, 1269–1274 (2019).
41. Yao, J., Yan, H. & Lieber, C. M. A nanoscale combing technique for the large-scale assembly of highly aligned nanowires. *Nat. Nanotechnol.* **8**, 329–335 (2013).
42. van de Burgt, Y. et al. A non-volatile organic electrochemical device as a low-voltage artificial synapse for neuromorphic computing. *Nat. Mater.* **16**, 414–418 (2017).
43. Fuller, E. J. et al. Li-ion synaptic transistor for low power analog computing. *Adv. Mater.* **29**, 1604310 (2017).
44. Ben-Chorin, M., Möller, F. & Koch, F. Band alignment and carrier injection at the porous-silicon-crystalline-silicon interface. *J. Appl. Phys.* **77**, 4482–4488 (1995).
45. Nichols, K. G. & Vernon, E. V. Space-charge-limited currents in semiconductors and insulators. Majority carrier transistors. In *Transistor Physics* (eds Nichols, K. G. & Vernon, E. V.) (Dordrecht, 1966).
46. Fauchet, P. M. et al. The properties of free carriers in amorphous silicon. *J. Non-Cryst. Solids* **141**, 76–87 (1992).
47. Gleskova, H. et al. Electrical response of amorphous silicon thin-film transistors under mechanical strain. *J. Appl. Phys.* **92**, 6224–6229 (2002).
48. Lee, H. C. et al. Unique scattering properties of silicon nanowires embedded with porous segments. *ACS Appl. Mater. Interfaces* **11**, 21094–21099 (2019).
49. Jacobs-Gedrim, R. B. et al. Analog high resistance bilayer RRAM device for hardware acceleration of neuromorphic computation. *J. Appl. Phys.* **124**, 202101 (2018).
50. Agarwal, S. et al. Resistive memory device requirements for a neural algorithm accelerator. *Proceedings of 2016 International Joint Conference on Neural Networks*. p. 929–938 (IEEE, 2016).
51. Burr, G. W. et al. Experimental demonstration and tolerancing of a large-scale neural network (165000 synapses) using phase-change memory as the synaptic weight element. *IEEE Trans. Electron Dev.* **62**, 3498–3507 (2015).