



OPEN

Optimized DC–DC converter based on new interleaved switched inductor capacitor for verifying high voltage gain in renewable energy applications

Ammar Falah Algamluoli^{1✉}, Xiaohua Wu¹ & Mustafa F. Mahmood²

This paper introduces an optimized DC–DC converter that employs a modified switched inductor-capacitor technique to achieve ultra-high voltage gain for renewable energy systems. The development is based on adding one cell of modified switched inductor (MSL1) with series diodes interleaved with the main switch in the proposed DC–DC converter. The (MSL1) with capacitor operates in resonant mode to reduce current stress across the main switch when the charge in capacitor becomes zero. This approach also reduces voltage stress across the main switch, all inductors, and diodes. Furthermore, modified switched inductors (MSL2) with an auxiliary switch and a coupled capacitor are incorporated to provide double boosting voltage and to achieve high voltage gain. Additionally, a main and auxiliary switch are integrated with modified switched capacitors (MSC) to provide ultra-high voltage gain and to reduce voltage stress across auxiliary switch. Moreover, the proposed converter exhibits a continuous input current with zero pulsating, even at very low duty cycles. The advantages of the proposed converter are high efficiency, low voltage stress, and low values of inductors and capacitors when utilizing a high switching frequency. A mathematical model for the proposed converter is developed for both continuous conduction mode and discontinuous conduction mode. In addition, the PCB design for the proposed converter is presented, and experimental tests are conducted to verify the simulation and laboratory results. The proposed converter aims to boost the voltage from 20 to 40 V to a variable output voltage between 200 and 400 V, delivering 400 watts of power with an efficiency of 96.2%.

Over the past few decades, attention has been drawn to the pressing issues of climate change and global warming due to greenhouse gas emissions. As a result, the necessity of reducing carbon emissions from fossil fuels has been recognized^{1–8}. Sustainable energy resources, such as photovoltaic cells, FC fuel cells, and wind energy, are being utilized for electricity generation. However, these sources are characterized by a lower output voltage when compared to the voltage of the main grid connection. To increase the output voltage of photovoltaic cells, they can be connected in series. Nevertheless, a high and stable output voltage is not achieved through this method due to the shadow effect^{8–29}. A suitable solution to this problem is the application of a DC–DC converter. By employing power electronic DC–DC converters with high voltage gain, the output voltage of PV panels can be enhanced¹². However, many challenges are faced by researchers in the modification and development of new DC–DC power converters for renewable energy applications. Several conventional DC–DC converters, such as Boost, SEPIC, CUK, ZETA, and Buck Boost converters, are employed to increase low voltage to high voltage gain for various applications like Uninterruptible Power Supply, street LED lights, and medical devices. Nevertheless, these converters come with their own set of problems when utilized for achieving boosted high-voltage gain, as previously mentioned. For instance, a conventional boost converter can operate and boost low voltage up to 10 times the voltage gain⁶. However, the efficiency of traditional boost converters diminishes after high extreme duty ratios are employed. Additionally, the limited counts of inductors and capacitors render traditional converters unsuitable

¹School of Automation, Northwestern Polytechnical University, Xi'an 710072, China. ²Electrical Engineering Technical College, Middle Technical University, Baghdad, Iraq. ✉email: Ammar.Algamluoli@coeng.uobaghdad.edu.iq

for ultra-high voltage gain. Furthermore, power MOSFET devices experience high voltage stress and high current stress when the converter operates at a high extreme duty ratio. Moreover, when the converter operates at high voltage with a very high duty ratio, MOSFET conduction and switching power losses significantly increase, along with the issue of reverse recovery due to diodes⁵. These converters, as mentioned earlier, have attracted the interest of many researchers aiming to achieve high voltage gains. Various topologies have been developed using coupled and non-coupled inductors, isolated and non-isolated transformers to boost voltage gain. Concerning the converters developed using coupled inductors and transformers, a dual boosting stage with a common ground coupled inductor and switched capacitor for RES was proposed in¹, while¹¹ combined two conventional CUK and SEPIC converters with coupled inductors for the same purpose. Another development is presented in²², which introduces a Y-source step-up converter based on three coupled inductors for boosting applications. Additionally, Nafari and Beiranvand³¹ presents an improved Z-source (ZS) converter using a coupled inductor with one core. In³², a modification to a DC–DC converter is proposed using a single-switch SEPIC converter with an isolated transformer and supporting Voltage Doppler (VD) cell, without using a clamped circuit. In²⁷, a modified Z-source (ZS) converter with a unique ground between the energy source and load is discussed, utilizing coupled inductors and a voltage multiplier (VM) for RES applications as non-isolated. Siwakoti et al.²⁵ presents a modified SEPIC converter with a coupled inductor for piezoelectric drive systems, while²⁸ developed a SEPIC converter using a coupled inductor with a passive clamp circuit for high step-up gain converters. Additionally, Kushwaha et al.²⁴ presents a combined conventional Cuk and SEPIC converter developed as a single stage for electric vehicle battery chargers with coupled inductors. These developed converters have been demonstrated to achieve high voltage gain but at the cost of utilizing a high number of inductors and capacitors. Moreover, coupled inductors can result in leakage inductance, leading to a very high spike voltage across the MOSFET during the off-time. This can result in the converter becoming bulky, heavy, and costly. Furthermore, using a higher number of MOSFETs and diodes leads to a significant decrease in converter efficiency, as conduction and switching losses increase. Additionally, increasing the number of turns ratio of the coupled inductor to enhance the voltage gain results in higher internal resistance, which can impair the system's efficiency and performance.

Numerous advancements have been made in non-isolated DC–DC converters to achieve high voltage transfer ratios. In², a modification to the non-isolated Luo converter is proposed, employing a single switch with a hybrid switched capacitor (SC) technique. In³, a modified Z-source network with a double input DC–DC converter is presented to achieve a high voltage transfer gain. Additionally, Bhaskar et al.⁴ introduces an Improved Boost Converter as a multistage Switched Inductor that utilizes a polarized capacitor, while⁵ presents a single switch with a single inductor based on a new hybrid boosting converter (HBC) that employs a bipolar voltage multiplier (BVM) to enhance the voltage conversion ratio. The SEPIC structure has been enhanced by integrating it with a conventional boost using active switched capacitors (ASC) and switched inductors (ASL), as described in^{10–18}, resulting in modifications in^{9–34}. Furthermore, Sedaghati et al.⁸ proposed the use of two interleaved KY converters, and¹⁶ combined a KY converter interleaved with a conventional buck converter to form a buck-boost converter for stepping up the output voltage. While high voltage gain can be achieved by these converters, they face limitations when operating at low switching frequencies. Larger inductors and capacitors are necessitated by low switching frequencies, increasing the internal resistance of MOSFETs, leading to higher power losses and reduced efficiency. Additionally, conduction and switching losses can be elevated by a high number of diodes and MOSFETs, further reducing efficiency. The impact on voltage gain values is also exacerbated by the use of diodes with a high forward voltage, contributing to converter performance issues. Other topologies, such as the conventional ZS impedance network converter with (SC) proposed in⁷, and the modified traditional buck-boost converter with an additional switch in¹⁴, have also been suggested. In¹⁵, a traditional boost converter was developed by adding a switched network with two conventional four-quadrant switches, while in¹⁹, a SC with a diode was added. In^{17–30}, a traditional SEPIC converter is combined with a conventional boost converter and with (n) number of voltage multipliers in²⁶, and an active (SL) combined with passive inductors in¹², to achieve high step-up voltage gain. Two traditional SEPIC converters are combined in^{20,21}, a converter with a dual-switch and (SC) is proposed to attain a high voltage gain. Maalandish et al.²³ presents two modified three-phase interleaved boost converters, each with two (SC) in every phase, while³³ describes a conventional SEPIC converter with a combination of inductors, capacitors, and diodes. These non-isolated converters, designed for use in photovoltaic (PV) applications, have the potential to achieve high conversion ratios. However, as mentioned earlier, lower voltage gain is exhibited by these converters with pulsating input current at low duty cycles. Additionally, complex control circuits are required for the power MOSFETs, and the input current can follow more than one path during the on and off states. Moreover, power MOSFETs and diodes are subjected to high voltage and current stresses during the on and off states. Furthermore, high conduction and switching losses are incurred by these converters at high extreme duty cycles in achieving high voltage gain. Additionally, a high number of switches is required to achieve high voltage gain.

This paper optimized a DC–DC converter that utilizes a modified (MSLSC) technique to achieve ultra-high voltage gain for renewable energy sources (RES). The development is based on adding one cell of (MSL1) (L_2 and C_1) with series diodes interleaved with the main switch in the proposed DC–DC converter, as shown in Fig. 1b. This MSL1 with capacitor operates in resonant mode to reduce current stress across the main switch when charge in capacitor C_1 becomes zero. In addition, this approach also reduces voltage stress across the main, auxiliary switches and diodes (D_1 , D_2 , and D_3). Furthermore, (MSL2) with an auxiliary switch and a coupled capacitor are incorporated to provide double boosting voltage and achieve high voltage gain. Additionally, main and auxiliary switches are integrated with (MSC) to provide ultra-high voltage gain. Moreover, the proposed converter exhibits a continuous input current with zero pulsating at a very low duty cycle. In addition, D_2 and D_3 operate in zero voltage switching (ZVS), as shown in Fig. 3c, at minimum input voltage and at high load current. The proposed DC DC converter operate at DCM and CCM with zero pulsating input current at low duty cycle. In addition, the proposed DC–DC converter can supply variable high-output voltage between 200 and 400 V, making it more




Figure 1. (a) Connection of a basic switched inductor, (b) a hybrid connection both a switched inductor and a capacitor (c), the proposed converter connects with PV Panels and Batteries, designed for Energy Saving Mode Applications (d). The structure of proposed DC–DC converter.

suitable for a wide range of applications. Furthermore, a dual PI controller is designed for the proposed converter to maintain a fixed output voltage under variable load and input voltage conditions.

Structure and operation principle of the proposed converter

The structure of the proposed converter consists of four main low-value inductors, five capacitors, four diodes, and two power MOSFET switches (main and auxiliary) as shown in Fig. 1d. Where the main switch is Sw₁ and auxiliary switch is Sw₂. The proposed DC–DC converter has been modified to incorporate a basic switched inductor and a hybrid switched inductor-capacitor, as illustrated in Fig. 1a,b. The interconnection between the suggested converter, photovoltaic panels, and a battery, specifically for applications related to energy-saving modes is shown in Fig. 1c. The proposed DC–DC converter has been developed to achieve an ultra-high voltage gain, capable of boosting a low input voltage range of 20–40 V to a variable output voltage between 200 and 400 V under a 400 W load, making the system more suitable for a wide range of applications. The proposed DC–DC converter offers several advantages over previous converters. Firstly, it eliminates the need for isolated coupled inductors and transformers to step up the voltage, resulting in reduced values of inductors and capacitors at high switching frequencies. This enhances the efficiency of the proposed converter. Moreover, the structure of the converter is simple and easy to implement. The proposed converter is also highly reliable for renewable energy system (RES) applications as it ensures no pulsating input current at low duty cycle. In addition, L₂ and C₁ operate at resonant mode, which reduces the current stress through Sw₁ when the charge in capacitor C₁ becomes zero at (D-2m), as shown in Fig. 11b,f. In addition, D₂ and D₃ operate in (ZVS) as shown in Fig. 13c at minimum input voltage and at high load current. Furthermore, the MOSFET switches and diodes experience very low voltage stress. Moreover, the voltage stress across inductors is also reduced when L₂ and C₁ operate at resonant mode. Additionally, the proposed converter achieves a higher voltage gain at high switching frequency than previous DC–DC converters. It can accommodate a wide range of duty cycles for high-power applications and boost low input voltage to high output voltage at very low duty cycles without the use of coupled inductors and transformers. The PWM generator of the MOSFET switches is simple, and both MOSFET devices turn on and off at the same time. The converter is characterized by its small size, low cost, and high efficiency, achieved by using capacitors and inductors with very small values.

Operation of the proposed converter

The proposed converter is illustrated in Fig. 1d and is capable of operating in two modes. The first mode, known as DCM, has two conditions: DCMC1 and DCMC2. DCMC1 occurs at the maximum input voltage with four states of operation during one cycle at very low duty ratios. DCMC2 occurs when the converter operates at the

minimum input voltage with a duty ratio of approximately 33%, as shown in Fig. 4a,b. The proposed converter can also function in CCM at high load currents when duty ratio is above 70%.

The proposed converter operation at DCMC1

The proposed converter can operate in DCMC1 with five modes of operation, as illustrated in Fig. 3a, which presents the waveform of the proposed converter in DCMC1. This mode appears in light load applications with a duty cycle below 30%, as shown in Fig. 4a, b. In this mode, the input current remains in (CCM) at both low and high duty ratios. Conversely, the current through L3 and L4 operates in (DCM).

Mode 1 [0–t₀] Both MOSFETs S_{w1} and S_{w2} are simultaneously switched on, causing diodes D₂, D₃, and D₄ to be turned off. Energy is linearly charged from the input source V_g by L₁ since it is in series with it. L₂ is charged from C₁ through Sw₁. In this mode, D₁ is switched on, and capacitors C₂ and C₃ are connected in series. They are employed to charge L₃ through Sw₂, while L₄ is charged from C₄. Energy is provided to the load by C₅. The converter for this mode is illustrated in Fig. 2a. Below are the voltage and current equations for the various components in this mode:

$$\left. \begin{aligned} VL_1 &= V_g \\ VL_2 &= V_{C1} \\ VL_3 &= V_{C1} + V_{C2} + V_{C3} \\ VL_4 &= V_{C1} + V_{C2} + V_{C3} - V_{C4} \\ VC_5 &= V_o \end{aligned} \right\} \quad (1)$$




Figure 2. (a) Mode 1 DCMC1, Mode 1 DCMC2, (b) Mode 2 DCMC1, (c) Mode 3 DCMC1, Mode 4 DCMC2, Mode 4 CCM, (d) Mode 4 DCMC1, Mode 5 DCMC2, Mode 3 DCMC1, (e) Mode 1 DCMC2, Mode 2 DCMC2, Mode 2 CCM, (f) Mode 3 DCMC2, Mode 2 DCMC2, Mode 2 CCM, Mode 3 CCM.

$$iL_1 + iL_2 = Isw_1 \quad (2)$$

$$\left. \begin{aligned} Ic_2 &= Ic_3 = Isw_2 = iL_3 \\ iL_4 &= Ic_4 \end{aligned} \right\} \quad (3)$$

$$ID_1 = iL_2 = IC_1 \quad (4)$$

$$IC_5 = I_o \quad (5)$$

$$\left. \begin{aligned} iL_1 &= \frac{V_g}{L_1} \\ iL_2 &= \frac{V_{c1}}{L_2} \\ iL_3 &= \frac{V_{c2} + V_{c3} + V_{c1}}{L_3} \\ iL_4 &= \frac{V_{c2} + V_{c3} + V_{c1} - V_{c4}}{L_4} \\ I_o &= \frac{V_o}{RL} \end{aligned} \right\} \quad (6)$$

where VL is the voltage across the inductor, iL is the current through the inductor, Ic is the current through the capacitor, Io is the output current, ID is the diode current, Vg is the input voltage source, Vo is the output voltage of the proposed converter, Vc is the voltage across the capacitor, and RL is the resistive load.

Mode 2 [t0–t1] the power MOSFETs are in the off state as zero gate voltage is provided to them by the Pulse generator to keep them off. Both diodes D₂ and D₃ are in the on state, and D₄ is also in the on state during this mode. L₁ will discharge its energy to C₁ while charging of C₂ and C₃ occurs in a nonlinear manner. L₂ will begin to discharge its power to C₂ and C₃. D₁ remains in the on state in this mode due to the discharging current of L₂ through it. C₂ and C₃ will start storing a significant amount of energy from L₁ and L₂. C₅ will receive a large amount of energy from L₃ and L₄ during the discharging time, allowing high power to be supplied to the load. The proposed converter for this mode is depicted in Fig. 2b. Here are the voltage and current equations for the various components in this state:

$$\left. \begin{aligned} VL_1 &= V_g - V_{c1} - V_{c2} \\ VL_2 &= -V_{c2} \\ VL_3 &= V_{c4} + VL_4 \\ VL_4 &= -V_{c5} \\ V_{c5} &= V_o \end{aligned} \right\} \quad (7)$$

$$\left. \begin{aligned} iL_1 &= \left(\frac{V_g}{L_1} - \frac{V_{c1}}{L_1} - \frac{V_{c2}}{L_1} \right) \\ iL_2 &= \frac{-V_{c2}}{L_2} \\ iL_3 &= \frac{V_{c4} + VL_4}{L_3} \\ iL_4 &= \frac{-V_o}{L_4} \\ I_o &= \frac{V_o}{RL} \end{aligned} \right\} \quad (8)$$

$$iL_1 + iL_2 = ID_2 + ID_3 = Ic_2 + Ic_3 \quad (9)$$

$$iL_3 + iL_4 = ID_4 \quad (10)$$

$$ID_1 = iL_2 \quad (11)$$

$$iL_1 = Ic_1 \quad (12)$$

Mode 3 [t1–t2]: The power MOSFETs are still in the off state, and diodes D₂ and D₃ remain in the on state. The energy of L₁ is discharged nonlinearly due to resonance with C₁, resulting in energy transfer to C₁ to minimize input current ripple and to charge C₂ and C₃. During the time (D + m1), L₂ is not charged and reaches zero, resulting in ID₁ being zero. Energy is continued to be received by C₂ and C₃ only from L₁. Energy continues to be supplied to C₅ from L₃ and L₄ during the discharging period, while high power is still received by the load

from C_5 . The proposed converter for this mode is shown in Fig. 2c. The voltage equations remain the same as in the previous mode, and the current equations for this state are as follows:

$$I_{C5} = I_o = iL_3 + iL_4 \quad (13)$$

$$iL_1 = ID_2 + ID_3 \quad (14)$$

$$ID_1 = iL_2 = 0 \quad (15)$$

$$I_{C2} + I_{C3} = iL_1 \quad (16)$$

Mode 4 [t₂–t₃]: The power MOSFETs are still in the off state, and only D_2 and D_3 remain on. In this mode, D_4 is turned off, while D_1 remains off. The energy stored in L_1 is discharged through C_1 to charge C_2 and C_3 , which store a large amount of energy for the next gate pulse to supply a substantial amount of energy to the load. L_4 will have the same current values as L_3 but in opposite directions ($iL_3 = -iL_4$). C_5 supplies high power to the load. The proposed converter for this mode is shown in Fig. 2d. The waveforms for these four operational modes are illustrated in Fig. 3a.

Operation of the proposed converter in DCMC2

When V_g is decreased to its minimum value, the proposed converter can operate in DCMC2 with five modes of operation, as illustrated in Fig. 3b, which presents the waveform of the proposed converter in DCMC2. In this mode, the input current remains in CCM at both low and high duty ratios, while C_1 operates in a resonant mode with L_2 . Conversely, the current through L_3 and L_4 operates in DCM. This approach effectively reduces the voltage stress across the auxiliary switch, thereby decreasing the losses in the proposed converter.

Mode 1 [0–t₀]: Both Sw_1 and Sw_2 are simultaneously switched on, resulting in the switching off of diodes D_2 , D_3 , and D_4 . L_1 accumulates energy linearly from the input source V_g . L_2 accumulates energy from C_1 through Sw_1 until $(D-2m)$, at which point the charge in C_1 becomes zero. D_1 is switched on, and the capacitors currents C_2 and C_3 are utilized to charge L_3 through Sw_2 , while L_4 charges from C_4 . C_5 supplies energy to the load. The proposed converter for this mode is illustrated in Fig. 2a,e.

Mode 2 [t₀–t₁]: The power MOSFETs remain in the on state. Both diodes, D_2 and D_3 , turn on during this state because the charge in C_1 becomes zero at $(D-2m)$, as shown in Fig. 3b. Consequently, L_2 begins to discharge energy through D_2 and D_3 to charge L_3 and L_4 . This reduces the current stress through Sw_1 , as depicted in Fig. 11b. The current through Sw_1 is solely sourced from L_1 . D_4 remains off, and L_1 continues to accumulate energy from the input voltage source. In this mode, D_1 experiences very low voltage stress, implying that L_2 acts as an open circuit during the time $(D-m)$. Furthermore, in this mode, D_2 and D_3 experience (ZVS) across them from $((D-2m) < t < (D-m))$. After this time, both of them work as a path to pass the current from L_2 . L_3 and L_4 continue to charge from C_2 , C_3 and L_2 . L_2 's charge becomes zero at $(D-m)$. C_5 still supplies power to the load. The proposed converter for this mode is shown in Fig. 2e,f. The current equations for this state are provided below.




Figure 3. (a) Time-domain waveforms for the proposed DC-DC converter operating in DCMC1. (b) Time domain waveforms for the proposed DC-DC converter operating in DCMC 2. (c) Time domain waveforms for the proposed DC-DC converter operating in CCM.

$$\left. \begin{aligned} iL_2 &= \frac{V_{C1}}{L_2}(D - 2m) \\ iL_2 &= \frac{(-V_{C2})}{L_2} \text{ from } (D - 2m) < t < (D - m) \\ iL_3 &= \frac{V_{C2} + V_{C3}}{L_3}, \text{ from } D < t < (D - 2m) \\ iL_3 &= \frac{V_{C3}}{L_3}, \text{ from } (D - 2m) < t < D \end{aligned} \right\} \quad (17)$$

$$\left. \begin{aligned} I_{sw1} &= iL_1 + iL_2, \text{ from } 0 < t < (D - 2m) \\ I_{sw1} &= iL_1(\text{only}) \text{ from } (D - 2m) < t < D \\ I_{sw2} &= I_{C2} = I_{C3}, \text{ from } 0 < t < (D - 2m) \\ I_{sw2} &= I_{C2} + I_{C3}, \text{ from } (D - 2m) < t < D \end{aligned} \right\} \quad (18)$$

Mode 3 [t1–t2] The Power MOSFETs remain in the "on" state, and both diodes D_2 and D_3 are still turned on. L_2 is treated as an open circuit, with D_1 is switched off. L_1 continues to charge from the input source, and L_3 and L_4 will continue to accumulate current from C_2 and C_3 through Sw_2 . C_5 will begin accumulating a larger amount of energy from L_3 and L_4 through D_4 , and this energy will be used to supply power to the load. The proposed converter for this mode is depicted in Fig. 2f. The current equations for this mode are presented in Eq. (18).

Mode 4 [t2–t3] The Power MOSFETs are both turned off, and D_2 and D_3 remain in the "on" state, while D_4 is switched on. L_2 is treated as an open circuit in this mode, and L_1 is discharging energy to charge C_1 , C_2 , and C_3 while storing a significant amount of energy to supply to the load. C_5 continues to receive energy from L_3 and L_4 during the discharging period (D_1), while the load continues to receive high power from C_5 . The proposed converter for this mode is illustrated in Fig. 2c.

Mode 5 [t3–t4] Both MOSFETs remain in the off state, and D_2 and D_3 are still on. D_4 is now turned off. During this period (D_2), L_3 will carry the same current as L_4 but in opposite directions: $iL_3 = -iL_4$. The load will receive a high amount of energy from C_5 . The proposed converter for this mode is depicted in Fig. 2d.

Operation of the proposed converter in CCM

This mode is activated when the load current surpasses a 70% duty cycle, as depicted in Fig. 4, and when the load factor (k) exceeds the critical value of K (K_{crit}). In this mode, the proposed converter maintains the input current in CCM, with L_2 still operating in resonance mode with C_1 , and the current through L_3 and L_4 also remains in CCM. Furthermore, the voltage transfer ratio in this mode experiences a significant increase. When the proposed converter operates in CCM, it exhibits four distinct modes of operation. The time-domain waveforms for the proposed DC–DC converter operating in CCM are also illustrated in Fig. 3c.

Mode 1 [0–t0]: same as for Mode 1 of DCMC2

Mode 2 [t0–t1]: same as for Mode 2 of DCMC2

Mode 3 [t0–t1]: same as for Mode 3 of DCMC2

Mode 4 [t2–t3]: Both MOSFETs Sw_1 and Sw_2 are in the off state, D_2 and D_3 remain on. L_1 will discharge energy linearly due to the short discharging time required to charge C_1 , C_2 , and C_3 with a large amount of power. L_2 is an open circuit with no current, and D_1 remains off. Both capacitors C_2 and C_3 accumulate a significant amount of energy from L_1 , while C_4 starts to store a large amount of energy from L_3 and L_4 . The current waveform of L_3 and L_4 will be the same but in opposite directions, without a constant current (I), and the load receives a substantial power supply from C_5 through D_4 . The proposed converter for this mode is shown in Fig. 2c.




Figure 4. Dynamic response of the proposed converter (a) K_{crit} and K versus duty cycle, (b) load less factor (K) versus (K_{crit}).

Voltage transfer gain calculation

The voltage transfer gain of the proposed converter is calculated under two conditions when the converter operates in DCM and CCM.

Voltage transfer gain calculation at DCMC1

To derive the voltage gain equation for the proposed converter operating in DCMC1, the volt-second balance equation is applied to L_1 , L_2 , L_3 , and L_4 using Eqs. (1) and (7). This process yields Eqs. (19) and (20), which can be solved to obtain Eqs. (22) and (24). Additionally, during the steady state in DCMC1 at low duty cycle, the average voltage across C_1 can be determined using Eq. (21). Equation (22) establishes the relationship between C_2 and the input voltage source. In this context, ($m1$) represents the discharging time of L_2 , and its values can be obtained from Eq. (23), which is a function of (D , V_g , V_{c2} , and V_{c3}). ($D1$) denotes the discharging time of L_3 and L_4 , and it can be calculated using Eq. (24).

$$\frac{1}{T_s} \left(\int_0^{DT_s} (V_g + V_{c1}) dt + \int_D^{T_s} (V_g - V_{c1} - V_{c2}) dt + \int_{DT_s}^{m1T_s} (-V_{c2}) dt \right) = 0 \quad (19)$$

$$\frac{1}{T_s} \left(\int_0^{DT_s} 2(V_{c2} + V_{c3} + V_{c1}) - V_{c4} dt + \int_D^{D1T_s} (-2V_o) dt \right) = 0 \quad (20)$$

$$V_{c1} = \frac{V_g}{(1-D)} - V_{c2} \quad (21)$$

$$V_{c2} = \frac{V_g D}{(1-D)(D+m1)} \quad (22)$$

$$m1 = \frac{V_g D}{V_{c2}(1-D)} - D \quad (23)$$

$$D1 = \frac{D(V_{c2} + V_{c3} + V_{c1})}{V_o} \quad (24)$$

$$\left. \begin{aligned} < I1 > = \frac{V_g}{2L_1} DT_s \\ < I2 > = \frac{V_g D^2 (V_g - (1-D)V_{c2})}{2fsL_2(1-D)^2 V_{c2}} \end{aligned} \right\} \quad (25)$$

$$\left. \begin{aligned} iL_{1peak} &= \frac{V_g DT_s}{L_1} \\ iL_{2peak} &= \frac{(V_g - (1-D)V_{c2}) DT_s}{L_2(1-D)} \end{aligned} \right\} \quad (26)$$

Equations (25) and (26) represent the average and peak current through inductors L_1 and L_2 , respectively. Equation (27) provides the average inductor current in L_3 and L_4 . Meanwhile, Eqs. (28) and (29) deal with the peak inductor current in L_3 and L_4 , respectively. To find the output current, we can calculate it by adding the currents from Eqs. (27), as demonstrated in Eq. (30). In this context, (LE) represents the equivalent inductors of L_3 and L_4 , as shown in Eq. (31).

$$\left. \begin{aligned} < I3 > = \frac{(V_{c2} + V_{c3} + V_{c1})}{2L_3} DT_s (D + D1) + I \\ < I4 > = \frac{(V_{c2} + V_{c3} + V_{c1} - V_{c4})}{2L_4} DT_s (D + D1) - I \end{aligned} \right\} \quad (27)$$

$$iL_{3peak} = \frac{(V_{c2} + V_{c3} + V_{c1})}{L_3} DT_s \quad (28)$$

$$iL_{4peak} = \frac{(V_{c2} + V_{c3} + V_{c1} - V_{c4})}{L_4} DT_s \quad (29)$$

$$I_o = \frac{(V_{c2} + V_{c3} + V_{c1}) DD1}{FsLE} \quad (30)$$

$$LE = \frac{L_3 L_4}{L_3 + L_4} \quad (31)$$

$$V_o = \frac{(V_{c2} + V_{c3})^2 D^2}{LEIoFs} \quad (32)$$

Equation (32) represents the output voltage of the proposed converter. The voltage gain equation for the proposed converter in DCMC1 can be obtained through Eq. (33), and solving this equation helps determine the load factor (K). Consequently, the voltage gain equation for the proposed converter as a function of K can be derived in Eq. (34). To find the critical load factor (Kcrit), we can use Eq. (35). The boundary condition of the proposed converter between CCM and DCM at Kcrit is shown in Eq. (36).

$$VG(DCMC1) = \frac{2VgD^4TsRL}{LEV_o(1-D)^2(D+m1)^2} \quad (33)$$

$$VG(DCMC1) = \frac{D^2}{(1-D)(D+m1)} \sqrt{\frac{2}{k}} \quad (34)$$

$$K = \frac{2LE}{TsRL}$$

$$k_{crit} = \frac{(1-D)^2 D}{2} \quad (35)$$

$$K_{crit} = \begin{cases} \text{if } K_{crit} > K \text{ Proposed Converter work In DCM} \\ \text{if } K_{crit} < K \text{ Proposed Converter work In CCM} \end{cases} \quad (36)$$

Voltage transfer gain calculation at DCMC2

To derive the voltage gain equation for the proposed converter when it operates in DCMC2, volt-second balance equations are applied to L_1 , L_2 , L_3 , and L_4 using Eqs. (17) and (7), which results in Eq. (37). Solving this equation leads to the results shown in Eqs. (38).

$$\left. \begin{aligned} & \frac{1}{Ts} \left(\int_0^{DTs} (V_g) dt + \int_{(D-2m)Ts}^{(D-m)Ts} (-V_{c2}) dt \right) \\ & + \int_0^{(D-2m)Ts} (V_{c1}) dt + \int_D^{Ts} (V_g - V_{c1} - V_{c2}) dt \\ & + \frac{1}{Ts} \left(\int_0^{(D-2m)Ts} 2(V_{c2} + V_{c3}) dt + \int_{(D-2m)Ts}^{(D-m)Ts} 2(V_{c3}) dt \right) \\ & + \int_D^{D1Ts} (-2V_o) dt = 0 \end{aligned} \right\} \quad (37)$$

$$\left. \begin{aligned} & D(V_g) - m(V_{c2}) + (1-D)(V_g - V_{c1} - V_{c2}) + (D-2m)(V_{c1}) \\ & 2(D-2m)(V_{c2} + V_{c3}) + 4mV_{c3} - 2D1V_o = 0 \end{aligned} \right\} \quad (38)$$

$$m = D - \frac{\sqrt{L_2 C_1}}{Ts} \quad (39)$$

$$V_{c2} = \frac{V_g}{(1-D)} \quad (40)$$

$$D1 = \frac{D(V_{c2} + V_{c3})}{V_o} \quad (41)$$

$$VG(DCMC2) = \frac{2VgD^2TsRL}{LEV_o(1-D)^2} \quad (42)$$

The value of (m) can be determined using Eq. (39), which depends on the values of L_2 and C_1 . This approach reduces the current stress across the main switch as the load current increases. Additionally, it lowers the voltage stress across both the main and auxiliary switches, resulting in a reduction in voltage stress on all switched inductors, and diodes. When the charge in C_1 reaches zero at $(D-2m)$, the two diodes D_2 and D_3 will operate

at ZVS, as shown in Fig. 13c. Equation (40) describes the voltage across C_2 . The discharging time of L_3 and L_4 , denoted as (D1), can be determined from Eq. (41) after solving Eq. (38). Finally, the voltage gain equation of the proposed converter in DCMC2 is provided in Eq. (42).

Voltage transfer gain calculation at CCM

By applying the volt-second balance equation to L_1 , L_2 , L_3 , and L_4 in Eq. (43) at different times, the results can be found in (44) and (45) by substituting the value of V_{c1} from Eq. (21) into Eq. (44). The voltage transfer gain of the proposed DC–DC converter when operating in CCM is given by Eq. (46). It can be observed that the voltage gain ratio equations of the proposed converter in DCM and CCM exhibit higher voltage gain ratios than those of previous DC–DC converters, as shown in Table 2.

$$\frac{1}{T_s} \left(\int_0^{DT_s} (V_g) dt + \int_D^{T_s} (V_g - V_{c1} - V_{c2}) dt \right) = 0 \quad (43)$$

$$D(V_g) + (1 - D)(V_g - V_{c1} - V_{c2} - V_{c3}) = 0 \quad (44)$$

$$D(V_{c2} + V_{c3}) = (1 - D)V_o \quad (45)$$

$$VG_{CCM} = \frac{V_o}{V_g} = \frac{2D}{(1 - D)^2} \quad (46)$$

Voltage stress across power MOSFETs and diodes

In this section, the voltage stresses across the four power diodes and the voltage stresses across the power MOSFETs main and auxiliary are calculated both in DCM and CCM.

Voltage across power MOSFETs and diodes in DCM

From Eq. (47), it can be determined that the voltage across D_1 depends on the average voltage across C_2 , which is a very small value. Additionally, Eq. (48) provides information about the voltage across diodes D_2 and D_3 when the converter is operated in DCM, which is also very small and depends on the input voltage. Equation (49) allows us to calculate the voltage across MOSFET Sw_1 , which is equal to the input voltage as an average voltage. Equations (50) and (51) enable us to calculate the voltage across power MOSFET Sw_2 and the voltage across D_4 , respectively. It can be seen that the voltage stress across diodes and switches is significantly reduced when the proposed converter is operated in DCMC1.

$$VD_1 = \sqrt{\frac{LEV_o^2}{RLD^2T_s}} \quad (47)$$

$$VD_2 = \frac{V_g}{(1 - D)} = VD_3 \quad (48)$$

$$Vs_1 = V_g \text{ average voltage across } Sw_1 \quad (49)$$

$$Vs_2 = \sqrt{\frac{LEV_o^2}{RLD^2T_s}} \quad (50)$$

$$VD_4 = V_o \quad (51)$$

Voltage across power MOSFETs and diodes in CCM

Equation (52) allows us to determine the voltage across D_1 in CCM. During the time period (D-m), the voltage across D_1 is reduced due to the resonant mode between L_2 and C_1 . Additionally, inductor L_2 remains uncharged and functions as an open circuit during this period. By utilizing Eq. (53), the voltage stress across Sw_1 can be determined, and Eq. (54) can be used to find the voltage across diodes D_2 and D_3 in CCM. The voltage stress on power MOSFETs and power diodes is significantly reduced, resulting in decreased losses for the proposed DC–DC converter.

$$VD_1 = \frac{V_g}{2(1 - D)} \quad (52)$$

$$VD_2 = \frac{(1 - D)V_o}{D} = VD_3 \quad (53)$$

$$Vs_1 = \frac{V_g}{(1-D)} \quad (54)$$

$$Vs_2 = \frac{V_o(1-D)}{2D} \quad (55)$$

$$VD_4 = \frac{2V_g D}{(1-D)^2} \quad (56)$$

Furthermore, the voltage stress across D_2 and D_3 decreases, as both diodes operate with (ZVS) across them when one cell switched capacitor charge in C_1 becomes zero from $(D-2m < t < D)$, as shown in Fig. 11f. At the time $(D-2m)$, the inductor current L_2 flows through diodes D_2 and D_3 , as depicted in Fig. 11c. Upon observing Fig. 4a,b, it becomes evident that the proposed converter operates in DCMC1 when the duty cycle is below 30%, provided that K_{crit} (a critical factor) is lower than the load factor K . When the input voltage decreases to its minimum value, the converter operates in DCMC2 with a duty cycle above 30%. However, as the load increases and K exceeds K_{crit} , the suggested converter can operate in CCM, as shown in Fig. 4, with a duty ratio exceeding 70%.

Proposed converter design: component selection strategies

In this section, components for a 400 W prototype of the proposed DC–DC converter have been designed to validate the experimental results. The suggested converter comprises four inductors with very small values, five capacitors with low values, two power MOSFETs with low on-state resistance (R_{on}), and a simple gate drive circuit, along with four power diodes. The components have been designed to achieve a high voltage transfer gain, and their specifications for the 400 W model can be found in Table 1. To design the capacitors and inductors of the converter, Eq. (57) can be utilized to calculate the value of L_1 with low ripple input current. Ripple of input current (ΔiL_1) can be found in Eq. (57). The resonant mode between C_1 and L_2 can be employed to find the value of L_2 from Eq. (58). The values of inductors L_3 and L_4 can be obtained from Eq. (59), where L_3 and L_4 are in parallel connection. The values of C_2 and C_3 with very low ripple voltage can be derived from Eq. (60), and the value of C_4 can be determined using Eq. (61). Finally, the value of C_5 can be computed from Eq. (62) to achieve very low output voltage ripple.

$$\left. \begin{aligned} L_1 &= \frac{V_g D}{Fs \Delta iL_1} \\ \Delta iL_1 &= (10\% \text{ to } 25\%) \frac{V_o}{V_g} I_{o\max} \end{aligned} \right\} \quad (57)$$

$$\left. \begin{aligned} L_2 &= \frac{\Delta VRL(1-D)^2}{8V_o D^2 \pi^2 f_s} \\ C_1 &= \frac{2V_{out} D^2}{\Delta VRL f_s (1-D)^2} \end{aligned} \right\} \quad (58)$$

$$\left. \begin{aligned} L_3 &\geq \frac{V_g(1-D)R_L}{2V_o f_s} \\ L_4 &\geq \frac{V_g D R_L}{V_o(1-D)f_s} \end{aligned} \right\} \quad (59)$$

$$C_2 = \frac{V_{out} D}{\Delta VRL f_s (1-D)} = C_3 \quad (60)$$

$$C_4 = \frac{V_o D}{\Delta Vc_4 f_s RL} \quad (61)$$

$$C_5 = \frac{V_o D}{\Delta V_o f_s RL} \quad (62)$$

Table 1 indicates that the utilization of a high switching frequency can decrease the size of inductors and capacitors in the proposed converter, leading to a lightweight and compact prototype with reduced costs. The specifications for the inductors include the use of flat wire with minimal internal resistance, effectively lowering losses in the proposed converter. Moreover, the power MOSFETs employed feature extremely low on-state resistance, thereby increasing voltage transfer gain and decreasing conduction power losses. In order to.

SiC MOSFET	650 v, $R_{on} = 57 \text{ m}\Omega$ (IMZA65R057M1H)
SiC Schottcky	1200 V 40 A, $V_f = 1.1$ IDWD40G120C5
L1,	100 μH , 2.9 m Ω ,
L2	2.2 μH , 1.3 m Ω
L3	100 μH , 2.9 m Ω
and L4	and 15 μH , 1.9 m Ω (flat wire with very small size)
C1,	2 μF 100 V,
C2=C3	200 μF 100 V
C4, and C5	10 μF 500 V and, 100 μF 500 V
V_g	20 – 40 V
V_o	200 – 400 V
Power	200 W, 400 W
RL	200 Ω , 400 Ω
Duty Cycle	0.27 at 200 w at 40 V 0.33 at 400 w at 40 V
Frequency	150 kHz
Ic drive	1EDI60N12AF
Inductor size (L1,L3 and L4)	(L/2.5 cm*W/2.25 cm*H/1.78 cm)
L2 size	(L/1.5 cm*W/1.2*H/1.5 cm)
Input current ripple percentage	(10–25%)

Table 1. Design of prototype components for proposed converter.

Comparison of the proposed converter with other high boosting converters

To validate the superior performance of the proposed converter in achieving a high voltage gain and low voltage stress across power devices, a comparison is conducted in this section between the proposed converter and previous DC–DC converters. The previous DC–DC converters were simulated using Matlab Simulink under the same conditions. Figure 5 shows that a higher voltage transfer gain is exhibited by the proposed converter compared to the previous converters. Additionally, the high gain of the proposed converter at a low duty cycle indicates several benefits, including higher efficiency, lower switching losses, low voltage stress across power devices, lower conduction losses with rms value current, and fewer capacitors and inductors required to achieve high voltage gain. The voltage gain of the proposed converter, approximately 13.5, can be calculated using Eq. (42) when the converter operates in DCM2. When looking at Fig. 6a, it can be seen that the voltage across the MOSFET device in the proposed converter is lower than that in the previous converters when compared to the gain ratio. In Fig. 6b, it can be observed that the voltage across the diode to the voltage source in the proposed DC–DC converter is lower than that in the previously used boosting converters.




Figure 5. Comparison of voltage transfer gain of converters.




Figure 6. (a) Voltage stress across power MOSFET versus voltage gain, (b) voltage stress across power diode versus voltage gain.

Items	Proposed converter	Reference ²	Reference ⁶	Reference ⁸	Reference ¹⁰	Reference ²⁰	Reference ¹²	Reference ¹⁹	Reference ³⁰	Reference ³³	Reference ³⁵	Reference ³⁶
F_s (KHZ)	150	100	30	30	50	100	1	24	24	30	50	50
Vg	20–40v	10v	60v	29v	40v	40v	24v	20v	20v	25v	25v	48v
Vo	200v 400v	120v	300v	325v	260v	364v	221v	300v	172.2v	110v	200v	408v
L	4	3	5	4	3	4	4	2	3	4	2	2
C	5	6	5	6	3	7	2	4	3	6	5	3
Diodes D	4	6	0	4	2	3	8	4	3	3	4	3
Switches SW	2	1	7	2	2	2	2	1	1	1	1	2
Duty cycle	33%	73.5%	70%	73%	72%	71%	42%	77%	70%	60%	72%	60%
Power	400w	50 w	200w	220w	200w	265w	200w	250w	100w	110w	200w	250w
Input current	No pulsating	Pulsating	Pulsating	No pulsating	Pulsating	No pulsating	Pulsating	No pulsating	No pulsating	Pulsating	No pulsating	Pulsating at low D
Efficiency %	96.3	88	93	95.5	96	94.5	92	91.5	91.4	92	93	91
VG at D=0.75	24	21	12.4	13	13	11	17.2	13.5	12	9	11	15
$VG = \frac{V_o}{V_g}$	$\frac{2D}{(1-D)^2}$	$\frac{3(1+D)}{(1-D)}$	$\frac{(1-\frac{1}{2}D)}{(1-D)^2}$	$\frac{(1+3D)}{(1-D)}$	$\frac{(1+3D)}{(1-D)}$	$\frac{(8-7D)}{(1-D)}$	$\frac{(1+18.25D)}{(1-0.25D)}$	$\frac{(3+D)}{2(1-D)}$	$\frac{(D)}{(1-D)^2}$	$\frac{(3D)}{(1-D)}$	$\frac{(2+D)}{(1-D)}$	$\frac{(3+D)}{(1-D)}$

Table 2. A comparative analysis of the proposed converters and previous high-boosting converters.

Table 2 presents a comparison between the proposed DC–DC converter and previous converters. The comparison focuses on the number of inductors, capacitors, diodes, switching frequency, input current, duty cycle percentage, and MOSFETs utilized in both the proposed and previous boosting converters. The results indicate that the previous boosting DC–DC converters are operated at a lower switching frequency than the proposed converter, resulting in higher inductor and capacitor values, as well as higher parasitic resistance. Additionally, the MOSFET's internal resistance at low switching frequency is high, leading to high conduction and switching losses. Moreover, the values of inductors and capacitors used in previous converters are larger, resulting in a larger, more costly, and heavier system. The previous boosting DC–DC converters can boost low voltage with a high voltage transfer ratio, but at an extremely high duty ratio. In contrast, the proposed converter can boost low voltage sources to a variable output voltage between 200 and 400 V at a lower duty ratio than previous boosting converters. The input current in the proposed converter is non-pulsating at both low and high duty cycles, whereas the converters in References^{2,6,10,12} exhibit pulsating currents at low duty cycles. Finally, the proposed converter has a higher voltage gain compared to previous boosting DC–DC converters, making it more suitable for renewable energy systems that require variable and fixed high output voltage with a wider range in the duty ratio.

Control strategy of the proposed converter

The proposed converter controller, as depicted in Fig. 7, employs double PI controllers. The first controller serves as the inner loop controller and is designed to regulate the load current, while the second controller functions as the outer loop controller and is responsible for regulating the output voltage. The PI voltage controller takes the error between the reference voltage and the output voltage as its input, and its output is the reference current, which is restricted to prevent excessive current draw from the converter. The error between the reference current




Figure 7. Voltage and current controller of proposed converter.




Figure 8. (a) Output of proposed converter at variable input voltage, (b) variable load current at fixed output and input voltage of the proposed converter, (c) variable load voltage 200–400 V at fixed input voltage.

and the output current is then fed into the PI current controller. The controller design process involves utilizing an equation that describes a PI controller with proportional and integral action control parameters K_P and K_I . In Fig. 8(a), the proposed converter can maintain a constant output voltage of 400 V, regardless of input voltage changes from 40 to 30 V. This exemplary performance highlights the stability of the proposed converter and its capacity to deliver a consistent output voltage despite varying input voltage levels. In Fig. 8(b), the proposed converter can validate a constant output voltage at a fixed input voltage with variable load current. In Fig. 8(c), it can be observed that the proposed converter can verify variable output voltage ranging from 200 to 400 V at a fixed input voltage. This makes the proposed converter more suitable for a wide range of applications.

The dual PI controller of the proposed converter demonstrates enhanced robustness and reliability, facilitating a quicker attainment of steady state. Furthermore, the proposed converter, equipped with current and voltage controllers, can achieve a wide range of duty ratios to supply high load current.

Results and discussions of proposed converter: simulation and experiment

In this section, a prototype of the 400 W converter design was constructed to confirm the accuracy of the simulation and experimental outcomes, as depicted in Fig. 9a. The converter was subjected to experimental evaluation in the laboratory, as shown in Fig. 9b. Furthermore, the laboratory results were verified using MATLAB software under various conditions. It should be noted that non-ideal inductors and capacitors were used, and all parasitic resistances were accounted for in the proposed DC–DC converter.

In Fig. 10a depicts a PWM generator producing a 33% duty ratio with an output voltage of 413 V. The voltage source is 40 V, and the voltage across capacitors C_2 is 60 V at a load current of 1 A. Figure 10b displays the current flowing through inductors L_1 , L_2 , L_3 , and L_4 . It is evident that i_{L1} experiences no pulsation at the low duty cycle of 33% with very low ripple input current. Current L_2 discharges to C_2 and C_3 during period (m1), while the currents through L_3 and L_4 have the same shape but in reverse directions. Figure 10c shows the voltage across inductors. It is noticeable that the voltage across L_2 is V_{C2} during the off state of period (m1), and it is zero from $(D + m1 < t < T_s)$. Figure 10d shows the current through capacitors, while Fig. 10e displays the voltage across power MOSFETs and diodes of the proposed converter. The voltage stress across S_{W1} is significantly reduced, and the average voltage is equal to the input voltage. The voltage across S_{W2} is equal to the output voltage during the very short period ($D < t < D1$) and V_{C3} voltage during the very long time ($D1 < t < T_s$). Moreover, the voltage across D_1 , D_2 , and D_3 is equal to V_{C3} . Figure 10f illustrates the current through MOSFETs and power diodes. It




Figure 9. (a) PCB design of the prototype proposed converter, (b) experimental prototype test of the proposed converter.




Figure 10. Proposed converter operation at DCMC1 (a) gate source voltage at $D = 0.33$, $V_o = 413$ V, $V_{c2} = 60$ V, $V_g = 40$ V and load current $I_o = 1$ A, (b) i_{L1} , i_{L2} , i_{L3} and i_{L4} , in DCMC1, (c) V_{L1} , V_{L2} , V_{L3} and V_{L4} , (d) capacitors Current I_{c1} , I_{c2} , I_{c3} , I_{c4} and I_{c5} , (e) voltage stress, V_{sw1} , V_{sw2} and V_{D1} , V_{D2} , V_{D3} and V_{D4} , (f) I_{sw1} , I_{sw2} , I_{D1} , I_{D2} , I_{D3} and I_{D4} .

can be observed that I_{SW1} equals i_{L1} and i_{L2} , while the current through I_{SW2} is equal to capacitor current C_2 . Furthermore, the current through D_2 and D_3 equals L_1 and L_2 current during the off state.

During this experiment, the voltage transfer gain equals 10 at a duty cycle of 0.33. The proposed converter exhibits zero pulsating input current at very low duty ratios. Additionally, the voltage across power MOSFETs and diodes is significantly reduced, indicating very small values. Hence, the proposed DC–DC converter is more suitable for renewable energy sources (RES) applications. After incorporating all parasitic components, the simulations show that the proposed converter operates in DCMC2. At an input voltage of 20 V, Fig. 11a demonstrates




Figure 11. (a) Gate source voltage at $D = 0.5$, $V_o = 200$ V, $V_{c2} = 29$ V, and $V_g = 20$ V, (b) I_{sw1} , at zero charge of C_1 and show the current reduction of S_{w1} after $(D-2m)$, (c) V_{SW1} , V_{SW2} and V_{D1} , V_{D2} , V_{D3} and V_{D4} , (d) current through inductors i_{L1} , i_{L2} , i_{L3} and i_{L4} , at CCM, (e) current through inductors at DCMC2, (f) current through capacitors i_{C1} and i_{C2} and current through S_{w1} .

that the converter produces an output voltage of 200 V, and the voltage across capacitor V_{c3} is approximately 29 V at a load current of 1 A. Figure 11b displays the current through power switch S_{w1} , revealing that the stress current through S_{w1} is reduced because charge in C_1 becomes zero at $(D-2m)$ and L_2 's charge makes D_2 and D_3 turn on to charge L_3 and L_4 . Figure 11c shows the voltage across D_2 and D_3 . It can be seen that the voltage across D_2 and D_3 is totally reduced when L_2 and C_1 work in resonant mode. So, both of them operate in ZVS during this time $(D-2m)$ as shown in Fig. 13c. Meanwhile, L_2 will pass current through them at $(D-2m) < t < T_s$ and will work as ring to charge L_3 and L_4 through S_{w2} . Figure 11d shows inductor current when the converter operates in CCM, and Fig. 11e shows inductor current in DCMC2.

Figure 11f shows that the current through capacitors i_{C1} and i_{C2} , as well as the current through S_{w1} , reduce when the charge in capacitor C_1 becomes zero at $(D-2m)$. In terms of experimental test results, Fig. 12a illustrates the current through inductors L_1 and L_2 when the converter operates in DCMC1. Figure 12b illustrates the current through inductors L_2 and L_3 when the converter operates in DCMC1. Figure 12c shows the MOSFETs current i_{SW1} and i_{SW2} . Figure 12d,e show the voltage across switches V_{sw1} and V_{sw2} . In Fig. 12f, the current through D_2 and D_3 can be observed when L_2 discharges current through them due to the charge in capacitor C_1 becoming zero at $(D-2m)$. It shows that D_1 operates with low current stress, and during this time, inductor L_2 works as an open circuit. The voltage across D_1 is equal to V_{c3} . Figure 13a displays the inductor current when the converter operates in DCMC2. In Fig. 13b, the voltage across D_4 is shown.

Figure 13c demonstrates the voltage across D_2 and D_3 , revealing that they experience ZVS during the on state from $(D-2m)$ when charge in C_1 becomes zero during $(D-2m)$. During this time, L_2 discharges current to charge L_3 and L_4 through S_{w2} , reducing the voltage across the power MOSFET and diodes. This method enhances the efficiency and performance of the converter. Furthermore, the open circuit state of inductor L_2 minimizes losses from the converter's passive components. Figure 13d shows the currents through capacitors i_{C1} and i_{C2} . Figure 13e displays the output voltage of the proposed converter, $V_o = 200$ V, at a load current of 1 A, with $D = 50\%$. Figure 13f shows the load voltage $V_o = 400$ V at $D = 33\%$. In Fig. 13g, the voltage across C_1 , equal to 25 V, is depicted, while Fig. 13h shows the voltage across C_2 at a low duty cycle, which is equal to 54 V. The dynamic response of the proposed converter at load changing from 280 to 200 W is shown in Fig. 13i.

As a result, when the input voltage reaches its minimum value, the proposed converter can operate with high efficiency. It utilizes D_1 power diode, which operates with low current stress and low voltage stress, and diodes D_2 and D_3 , which work at low voltage stress during the on state, thus reducing the number of passive components.




Figure 12. (a) Inductors currents i_{L1} , i_{L2} at DCMC1, (b) inductors currents i_{L3} and i_{L4} , at DCMC1, (c) power MOSFETs current I_{Sw1} , I_{Sw2} , (d, e) voltage across power MOSFET V_{sw1} and V_{sw2} , (f) current through $D2, D3$ and Voltage across $D1$.




Figure 13. (a) Inductors currents i_{L1}, i_{L2} at DCMC2, (b) $VD4$, (c) current through $D2, D3$ and voltage across $D2$ and $D3$, (d) current through capacitors $C1$ and $C2, C3$, (e) $V_o=200V$ at load current 1 A, (f) load voltage $V_o=400V$, (g) V_{c1} , (h) V_{c2} and V_{c3} , (i) dynamic response of the proposed converter at load change from 280 to 200 w.

Additionally, this design enhances the efficiency and reliability of the proposed converter for renewable energy systems that require high output fixed and variable DC voltages. Furthermore, the voltage stress across S_{w1} and S_{w2} is significantly reduced when the proposed converter operates in DCMC2 at 400 W. Moreover, the current and voltage stress of all power diodes are significantly reduced, resulting in a significant reduction in total power losses. Additionally, the current of S_{w1} is significantly reduced when a single cell of switched inductor capacitors is added and operates in the resonant mode.

Analyzing power loss and efficiency of the proposed converter

The proposed converter comprises five capacitors, four inductors, two power switches, and four diodes. However, it should be noted that these components are not ideal, meaning that each component has its internal resistance that affects its performance. For instance, the internal resistance of an inductor increases as the value of the inductor increases. The internal resistance of each inductor is denoted as r_{l1} , r_{l2} , r_{l3} , and r_{l4} , while the equivalent series resistances of capacitors are r_{c1} , r_{c2} , r_{c3} , r_{c4} , and r_{c5} . Additionally, the power diode has two power losses: one due to its internal resistance r_d and the other due to its forward voltage V_f . Other power losses occur due to conduction and switching losses of the power MOSFET devices. Therefore, all of these losses should be taken into account when considering the proposed converter. The internal resistances of all the inductors, capacitors, power diode, and MOSFETs can be seen in Fig. 14.

$$I_{rms} = \sqrt{\frac{1}{T_s} \int_0^{T_s} (I)^2 dt} \quad (63)$$

$$I_{sw1rms} = \sqrt{\frac{1}{T_s} \int_0^{(D-2m)T_s} (i_{L1} + i_{L2})^2 dt + \int_{(D-2m)T}^{DT_s} (i_{L1})^2 dt +} \quad (64)$$

$$I_{sw2rms} = \sqrt{\frac{1}{T_s} \int_0^{(D-2m)T_s} (I_{c2})^2 dt + \int_{(D-2m)T}^{(D-m)T_s} (I_{c2} + I_{c3})^2 dt} \quad (65)$$

$$I_{D1rms} = \sqrt{\frac{1}{T_s} \int_0^{(D-m)T_s} (i_{L2})^2 dt} = i_{L2rms} \quad (66)$$




Figure 14. The proposed converter with internal resistance in passive and active components.

$$ID_{2rms} = ID_{3rms} = \sqrt{\frac{1}{T_s} \int_{(D-2m)Ts}^{DTs} (iL_2)^2 dt + \int_{DTs}^{Ts} (iL_1)^2 dt} \quad (67)$$

$$ID_{4rms} = \sqrt{\frac{1}{T_s} \int_D^{Ts} (iL_3 + iL_4)^2 dt} \quad (68)$$

$$Ic_{1rms} = \sqrt{\frac{1}{T_s} \left[\int_0^{(D-2m)Ts} (iL_2)^2 dt + \int_D^{Ts} (iL_1)^2 dt \right]} \quad (69)$$

$$Ic_{2rms} = Ic_{3rms} = \sqrt{\frac{1}{T_s} \left[\int_0^{DTs} (iL_3 + iL_4)^2 dt + \int_D^{Ts} (iL_1)^2 dt \right]} \quad (70)$$

$$Ic_{4rms} = \sqrt{\frac{1}{T_s} \left[\int_0^{DTs} (iL_4)^2 dt + \int_D^{Ts} (iL_3)^2 dt \right]} \quad (71)$$

$$Ic_{5rms} = \sqrt{\frac{1}{T_s} \left[\int_0^{DTs} (I_o)^2 dt + \int_D^{Ts} (iL_3 + iL_4)^2 dt \right]} \quad (72)$$

To determine the total power losses of the proposed converter, it is necessary to calculate the RMS current for the inductors, capacitors, power MOSFET, and diodes in both on and off states. Equation (63) represents the general equation for RMS current. Equations (64) and (65) can be utilized to obtain the RMS current through S_{W1} and S_{W2} during the on state. During the on state, the RMS current through D1, which is equal to the RMS current through inductor L_2 during the period ($0 < t < D-m$), can be calculated using Eq. (66). Equation (67) provide the RMS current for D_2 and D_3 and, Eq. (68) provide the RMS current for D_4 , and Eqs. (69), (70), (71), and (72) can be employed to determine the RMS currents for capacitors C_1 , C_2 , C_3 , C_4 and C_5 , respectively.

$$I_{sw1rms} = \frac{2Io\sqrt{4D-6m}}{(1-D)^2} \quad (73)$$

$$I_{sw2rms} = \frac{2D Io \sqrt{D+m}}{(1-D)^2} \quad (74)$$

$$ID_{1rms} = \frac{2IoD\sqrt{D-m}}{(1-D)^2} = iL_{2rms} \quad (75)$$

$$ID_{2rms} = ID_{3rms} = \frac{IoD}{(1-D)^2} \sqrt{2m+1-D} \quad (76)$$

$$ID_{4rms} = \frac{Io(1+D)}{\sqrt{(1-D)}} \quad (77)$$

$$iL_{1rms} = \frac{2IoD}{(1-D)^2} \quad (78)$$

$$iL_{3rms} = \frac{2D Io}{(1-D)} \quad (79)$$

$$iL_{4rms} = \frac{D Io}{(1-D)} \quad (80)$$

$$I_{c1rms} = \frac{IoD\sqrt{1+2m}}{(1-D)^2} \quad (81)$$

$$I_{c2rms} = I_{c3rms} = \frac{IoD}{(1-D)^2} \sqrt{2m+1-D} \quad (82)$$

$$I_{c4rms} = Io\sqrt{D}\sqrt{\frac{1+3D}{1-D}} \quad (83)$$

$$I_{c5rms} = \frac{Io(1+D)}{\sqrt{(1-D)}} \quad (84)$$

Equations (73) and (74) describe the RMS current flowing through the MOSFETs. To calculate the RMS currents flowing through the power diodes, you can use Eqs. (75), (76), and (77). Equations (78), (79), and (80) provide the RMS current flowing through inductors L_1 , L_3 , and L_4 respectively. Finally, we can determine the RMS current through capacitors C_1 , C_2 , C_3 , C_4 , and C_5 using Eqs. (81), (82), (83), and (84), respectively.

Conduction and switching losses calculation of power MOSFETs

To determine the conduction losses of the power MOSFET in the proposed converter, (RMS) current is multiplied by the value of the on state resistance of the MOSFET.

$$P_{cd1} = \frac{4Po(4D-6m)}{R_L(1-D)^4} r_{ds1} \quad (85)$$

$$P_{cd2} = \frac{4PoD^2(D+m)}{RL(1-D)^4} r_{ds2} \quad (86)$$

$$P_{SW} = \frac{1}{2} V_{sw}^2 F_s C_o \quad (87)$$

$$P_{SWL1} = \frac{1}{2} V_g^2 F_s C_o \quad (88)$$

$$P_{SWL2} = \frac{V_o^2(1-D)^2}{8D^2} F_s C_o \quad (89)$$

$$T_{PLCS1,2} = \frac{4Po(4D-6m)}{R_L(1-D)^4} r_{ds1} + \frac{4PoD^2(D+m)}{RL(1-D)^4} r_{ds2} + \frac{1}{2} V_g^2 F_s C_o + \frac{V_o^2(1-D)^2}{8D^2} F_s C_o \quad (90)$$

The power conduction losses of MOSFETs Sw_1 and Sw_2 , P_{cd1} and P_{cd2} , can be obtained from Eqs. (85) and (86). Equation (82) provides a means to calculate the power switching losses, P_{SWL1} and P_{SWL2} , of MOSFETs Sw_1 and Sw_2 . These losses can be obtained using the output capacitor of the MOSFET, C_o , and the switching frequency, F_s . The total power losses of MOSFETs P_{SWL1} and P_{SWL2} can be obtained by adding Eqs. (85), (86), (88), and (89) as a result, resulting in Eq. (90).

Power losses calculation in all diodes

In order to accurately calculate the power losses incurred by the four diodes in the converter, it is important to take both types of losses into consideration. To determine the power losses due to V_f , one can use Eq. (91) to calculate the average current flowing through diodes, and then multiply this result by V_f and the power losses (P_{vf}) caused by the forward voltage. On the other hand, Eq. (92) can be used to calculate the diode power losses due to r_d , while Eq. (93) is used to determine the power losses due to V_f . Finally, to obtain the total power losses (T_{PDL1} , T_{PDL2} , T_{PDL3} , T_{PDL4}) across all four diodes, Eq. (94) can be used to add up all losses in the power diode.

$$\left. \begin{aligned} I_{D1ave} &= \frac{2IoD(D-m)}{(1-D)^2} \\ I_{D2ave} &= \frac{2Io(-D+m+1)}{(1-D)^2} \\ I_{D3ave} &= \frac{2Io(-D+m+1)}{(1-D)^2} \\ I_{D4ave} &= Io(1+D) \end{aligned} \right\} \quad (91)$$

$$\left. \begin{aligned} P_{Dr} &= ID_{rms}rd \\ P_{Dr1} &= \frac{4P_o D^2 (D-m)}{RL(1-D)^4} rd1 \\ P_{Dr2} &= \frac{PoD(2m+1-D)}{R_L(1-D)^4} rd2 \\ P_{Dr3} &= \frac{PoD(2m+1-D)}{R_L(1-D)^4} rd3 \\ P_{Dr4} &= \frac{P_o(1+D)^2}{R_L(1-D)} rd4 \end{aligned} \right\} \quad (92)$$

$$\left. \begin{aligned} P_{Vf} &= I_{Dav} Vf \\ P_{Vf1} &= Vf1 \frac{2P_o D(D-m)}{RL(1-D)^2} \\ P_{Vf2} &= Vf2 \frac{2P_o(-D+1+m)}{RL(1-D)^2} \\ P_{Vf3} &= Vf3 \frac{2p_o(-D+1+m)}{RL(1-D)^2} \\ P_{Vf4} &= Vf4 \frac{P_o}{RL} (1+D) \end{aligned} \right\} \quad (93)$$

$$T_{PDL} = P_{Dr1,2,3,4} + P_{Vf1,2,3,4} \quad (94)$$

Total power losses in inductor and capacitors

$$\left. \begin{aligned} P_L &= iL_{rms}^2 rl \\ P_{L1} &= \frac{4P_o D^2}{RL(1-D)^4} rl1 \\ P_{L2} &= \frac{2P_o D^2 (D-m)}{RL(1-D)^4} rl2 \\ P_{L3} &= \frac{4D^2 P_o}{RL(1-D)^2} rl3 \\ P_{L4} &= \frac{D^2 P_o}{RL(1-D)^2} rl4 \end{aligned} \right\} \quad (95)$$

$$\left. \begin{aligned} P_C &= I_{crms}^2 rc1 \\ P_{C1} &= \frac{P_o D^2 (1+2m)}{RL(1-D)^4} rc1 \\ P_{C2} &= \frac{PoD^2(2m+1-D)}{R_L(1-D)^4} rc2 \\ P_{C3} &= \frac{PoD^2(2m+1-D)}{R_L(1-D)^4} rc3 \\ P_{C4} &= \frac{P_o D(1+3D)}{RL(1-D)} rc4 \\ P_{C5} &= \frac{P_o(1+D)^2}{RL(1-D)} rc5 \end{aligned} \right\} \quad (96)$$

Total power losses in proposed converter (T_{PLPC})

By utilizing Eqs. (95) and (96), it is possible to determine the power losses (PL) and (PC) in the inductors and capacitors, respectively. The losses associated with the proposed converter can be categorized into four types: MOSFET losses, diode losses, inductor losses, and capacitor losses. Equation (97) can be employed to calculate the total power loss (T_{PLPC}) of the converter by adding the power losses of the power MOSFETs ($T_{PLCS1,2}$), the total power losses of the diodes ($T_{PDL1,2,3,4}$), and the losses in the inductors and capacitors ($T_{PL1,2,3,4}$ and $T_{PC1,2,3,4,5}$) respectively. The efficiency of the proposed converter can be determined by Eq. (98). Clearly, SiC MOSFETs with very low on-state resistance are the optimal choice for minimizing conduction losses. Additionally, utilizing




Figure 15. (a, b) Conduction power losses of MOSFET Sw1 and Sw2 at variable input and output voltage, (c) output voltage of the proposed converter at different switching frequency at $D = 33\%$, (d) total power losses in proposed converter.

inductors with low internal resistance values will further improve the performance and efficiency of the proposed converter.

$$T_{PLPC} = T_{PLCS1,2} + T_{PDL1,2,3,4} + T_{PL1,2,3,4} + T_{PC1,2,3,4,5} \quad (97)$$

$$\eta = \frac{P_o}{P_o + T_{PLPC}} \times 100\% \quad (98)$$

Figure 15a,b illustrate the conduction power losses of MOSFETs across different input and output voltages. It showed that, the conduction power losses of both MOSFET with a small value of internal resistance are decreased.

Therefore, the proposed converter utilizing SiC MOSFET with $R_{on} 7 \text{ m}\Omega$ demonstrated minimal power conduction losses even with varying duty cycles, resulting in higher efficiency than previous DC–DC converters. The implementation of WBG MOSFETs is expected to further reduce both conduction and switching losses, leading to a substantial increase in the efficiency of the proposed converter.

In Fig. 15c, it can be seen that the proposed converter's output voltage varies with different switching frequencies. The new design of the proposed converter enables high output voltage at high switching frequencies with very low values of inductors and capacitors. However, the load voltage of the proposed converter significantly reduces when the switching frequency is reduced to 25 kHz. This means that the proposed converter can supply 400 V to a 400 W load at a duty cycle of 33% by utilizing high switching frequency, resulting in a small size and low cost of the proposed converter. Figure 15d displays the overall power losses of the proposed converter, taking into account various input and output voltages. One significant observation is that the converter experiences a loss of 4% at 400 W when the input voltage is around 40 V. The proposed converter demonstrates remarkable efficiency when supplying high load current at a low duty cycle within the input voltage range of 20–40 V.

In Fig. 16a,b, the proposed converter's efficiency is shown under variable input voltage at an output voltage 200 V. The results indicate an efficiency of around 96% at 40 V input voltage. In Fig. 16c,d, the efficiency of the




Figure 16. (a–d) Efficiency of the proposed converter at variable input and output voltage versus load current and duty cycle respectively.

proposed converter is shown for variable input voltage at an output voltage of 400 V. The results indicate an efficiency of approximately 96% at 40 V input voltage.

Therefore, the suggested converter is capable of increasing a low input voltage to a high output voltage while providing a high load current at variable input voltage without any input current pulsation at a low duty cycle with high power density efficiency. In addition, the proposed DC–DC converter can supply variable high-output voltage between 200 and 400 V, making it more suitable for a wide range of applications.

Conclusion

In conclusion, this paper has introduced a highly optimized DC–DC converter employing the innovative modified switched inductor-capacitor (MSLSC) technique, which represents a significant advancement in the field of (RES). The MSLSC-based converter offers several remarkable advantages that make it a promising solution for various applications. One of the key contributions of this research is the introduction of the modified switched inductor (MSL1) and capacitor in series with diodes, which operate in a resonant mode. This design effectively reduces current stress across the main switch, diodes, and inductors, thereby enhancing the overall reliability of the converter. Additionally, the integration of modified switched inductors (MSL2) and capacitors with auxiliary switches further boosts voltage gain and reduces voltage stress on critical components. In addition, the proposed DC–DC converter can supply variable high-output voltage between 200 and 400 V, making it more suitable for a wide range of applications.

The experimental results, including the construction of a 400 W printed circuit board (PCB), validate the simulation findings, demonstrating a remarkable efficiency of approximately 96.2% at 400 W with a 40 V input voltage. This level of efficiency is a significant achievement, especially for RES applications, where converting low input voltages to high output voltages is crucial. Furthermore, the elimination of pulsating input current and reduced voltage stress on power devices highlight the practicality and reliability of the proposed converter. By leveraging SiC MOSFETs and high switching frequencies, this converter minimizes switching losses, component values, and circuit size while maximizing efficiency and performance.

In summary, the optimized DC–DC converter based on the MSLSC technique represents a groundbreaking development in RES. Its exceptional efficiency, voltage stress reduction, and adaptability to various duty cycles make it a promising candidate for enhancing the efficiency and reliability of RES applications. This innovation holds great potential for contributing to the advancement of sustainable energy solutions.

Data availability

All data is available upon request.

Received: 2 July 2023; Accepted: 13 September 2023

Published online: 30 September 2023

References

- Abbasi, V., Talebi, N., Rezaie, M., Arzani, A. & Moghadam, F. Y. Ultrahigh step-up DC-DC converter based on two boosting stages with low voltage stress on its switches. *IEEE Trans. Ind. Electron.* (2023).
- Fardoun, A. A. & Ismail, E. H. Ultra step-up DC-DC converter with reduced switch stress. *IEEE Trans. Ind. Appl.* **46**(5), 2025–2034 (2010).
- Sedaghati, F., Salehian, S. M., Shayeghi, H. & Asl, E. S. A configuration for double input Z-source DC-DC converters, in *2018 9th Annual Power Electronics, Drives Systems and Technologies Conference (PEDSTC)* 449–455 (IEEE, 2018).
- Bhaskar, M. S., Padmanaban, S., Blaabjerg, F. & Wheeler, P. W. An improved multistage switched inductor boost converter (improved M-SIBC) for renewable energy applications: A key to enhance conversion ratio, in *2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL)* 1–6 (IEEE, 2018).
- Wu, B., Li, S., Liu, Y. & Smedley, K. M. A new hybrid boosting converter for renewable energy applications. *IEEE Trans. Power Electron.* **31**(2), 1203–1215 (2015).
- Ashique, R. H. & Salam, Z. A high-gain, high-efficiency nonisolated bidirectional DC-DC converter with sustained ZVS operation. *IEEE Trans. Ind. Electron.* **65**(10), 7829–7840. <https://doi.org/10.1109/TIE.2018.2802457> (2018).
- Rahimi, R., Habibi, S., Shamsi, P. & Ferdowsi, M. A high step-up z-source DC-DC converter for integration of photovoltaic panels into DC microgrid, in *2021 IEEE Applied Power Electronics Conference and Exposition (APEC)* 1416–1420 (IEEE, 2021).
- Sedaghati, F., Azizkandi, M. E., Majareh, S. H. L. & Shayeghi, H. A high-efficiency non-isolated high-gain interleaved DC-DC converter with reduced voltage stress on devices, in *2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC)* 729–734 (IEEE, 2019).
- Sebaje, A. S., da Silva Martins, M. L. & Font, C. H. I. A hybrid bidirectional DC-DC converter based on a SEPIC/Zeta converter with a modified switched capacitor cell, in *2021 Brazilian Power Electronics Conference (COBEP)* 1–6 (IEEE, 2021).
- Salvador, M. A., Lazzarin, T. B. & Coelho, R. F. High step-up DC-DC converter with active switched-inductor and passive switched-capacitor networks. *IEEE Trans. Ind. Electron.* **65**(7), 5644–5654 (2017).
- Nathan, K., Ghosh, S., Siwakoti, Y. & Long, T. A new DC-DC converter for photovoltaic systems: coupled-inductors combined Cuk-SEPIC converter. *IEEE Trans. Energy Convers.* **34**(1), 191–201 (2018).
- Mansour, A. S., Amer, A. H. H., El-Kholy, E. E. & Zaky, M. S. High gain DC/DC converter with continuous input current for renewable energy applications. *Sci. Rep.* **12**(1), 12138 (2022).
- Ansari, S. A., Mizani, A., Moghani, J. S. & Shoulaie, A. A new high step-up gain SEPIC converter for renewable energy applications, in *2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC)* 539–544 (IEEE, 2019).
- Miao, S., Wang, F. & Ma, X. A new transformerless buck-boost converter with positive output voltage. *IEEE Trans. Ind. Electron.* **63**(5), 2965–2975 (2016).
- Cheng, L. & Wang, F. A new transformerless four quadrant DC-DC converter with wide conversion ratio, in *2021 IEEE International Conference on Power Electronics, Computer Applications (ICPECA)* 486–491 (IEEE, 2021).
- Hwu, K. I. & Peng, T. J. A novel buck-boost converter combining KY and buck converters. *IEEE Trans. Power Electron.* **27**(5), 2236–2241 (2011).
- Gholizadeh, H., Aboufazel, S., Rafiee, Z., Afei, E. & Hamzeh, M. A non-isolated high gain DC-DC converters with positive output voltage and reduced current stresses, in *2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC)* 1–6 (IEEE, 2020).
- Ansari, S. A. & Moghani, J. S. A novel high voltage gain noncoupled inductor SEPIC converter. *IEEE Trans. Ind. Electron.* **66**(9), 7099–7108 (2018).
- Saravanan, S. & Babu, N. R. Design and development of single switch high step-up DC-DC converter. *IEEE J. Emerg. Sel. Top. Power Electron.* **6**(2), 855–863 (2017).
- Falahi, F., Babaei, E., & Bagheri, S. Soft-switched interleaved high step-up non-isolated DC-DC converter with high voltage gain ratio, in *2022 13th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC)* 128–133 (IEEE, 2022).
- Nguyen, M. K., Duong, T. D. & Lim, Y. C. Switched-capacitor-based dual-switch high-boost DC-DC converter. *IEEE Trans. Power Electron.* **33**(5), 4181–4189 (2017).
- Wang, J., Wu, X., Liu, Z., Cui, X., & Song, Z. Modified SEPIC DC-DC converter with wide step-up/step-down range for fuel cell vehicles. *IEEE Trans. Power Electron.* (2022).
- Maalandish, M. *et al.* Six-phase interleaved boost dc/dc converter with high-voltage gain and reduced voltage stress. *IET Power Electron.* **10**(14), 1904–1914 (2017).
- Kushwaha, R., Singh, B. & Khadkikar, V. An isolated bridgeless Cuk-SEPIC converter-fed electric vehicle charger. *IEEE Trans. Ind. Appl.* **58**(2), 2512–2526 (2021).
- Siwakoti, Y. P., Soltani, M., Blaabjerg, F. & Mostaan, A. A novel quasi-SEPIC high-voltage boost DC-DC converter, in *2017 IEEE Applied Power Electronics Conference and Exposition (APEC)* 2213–2216 (IEEE, 2017).
- Maroti, P. K., Padmanaban, S., Blaabjerg, F., Martirano, L. & Siano, P. A novel multilevel high gain modified SEPIC DC-to-DC converter for high voltage/low current renewable energy applications, in *2018 IEEE 12th International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG 2018)* 1–6 (IEEE, 2018).
- Samadian, A., Marangalu, M. G., Hosseini, S. H. & Sabahi, M. Common grounded high step-up Z-source DC-DC converter with coupled inductors, in *2021 12th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC)* 1–5 (IEEE, 2021).
- Moradpour, R., Ardi, H. & Tavakoli, A. Design and implementation of a new SEPIC-based high step-up DC/DC converter for renewable energy applications. *IEEE Trans. Ind. Electron.* **65**(2), 1290–1297 (2017).
- Murad, Z., Al Anzi, F. & Ben-Brahim, L. A comparative study of high-gain cascaded DC-DC converter topologies, in *2022 3rd International Conference on Smart Grid and Renewable Energy (SGRE)* 1–6 (IEEE, 2022).
- Maroti, P. K. *et al.* A new structure of high voltage gain SEPIC converter for renewable energy applications. *IEEE Access* **7**, 89857–89868 (2019).
- Nafari, A. & Beiranvand, R. Analysis of a high step-up “improved-Z-source” DC-DC converter, in *2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC)* 1–6 (IEEE, 2020).
- Andres, B., Romitti, L., Dupont, F. H., Roggia, L. & Schuch, L. A high step-up isolated DC-DC converter based on voltage multiplier cell. *Int. J. Circuit Theory Appl.* **51**(2), 557–578 (2023).
- Banaei, M. R. & Sani, S. G. Analysis and implementation of a new SEPIC-based single-switch buck-boost DC-DC converter with continuous input current. *IEEE Trans. Power Electron.* **33**(12), 10317–10325 (2018).
- Jagtap, N., Pattnaik, S. & Singh, V. A high gain single switch modified SEPIC converter, in *2022 Second International Conference on Power, Control and Computing Technologies (ICPC2T)* 1–6 (IEEE, 2022).
- Hu, X., Xu, Z., Wang, L., Dong, S. & Chen, J. A transformer-less boost DC-DC converter with high gain and continuous input current for fuel cell vehicle. *Int. J. Circuit Theory Appl.* <https://doi.org/10.1002/cta.3770> (2023).
- Shaw, P., Siddique, M. D., Mekhilef, S. & Iqbal, A. A new family of high gain boost DC-DC converters with reduced switch voltage stress for renewable energy sources. *Int. J. Circuit Theory Appl.* **51**(3), 1265–1285. <https://doi.org/10.1002/cta.3464> (2023).

Author contributions

A.A.: Formal analysis, Investigation, Methodology, Writing – original draft, Writing – review & editing. X.W.: Conceptualization, Supervision. M.F.: Proofreading and figures.

Competing interests

The authors declare no competing interests.

Additional information

Correspondence and requests for materials should be addressed to A.F.A.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2023