



# OPEN Correction: All-2D ReS<sub>2</sub> transistors with split gates for logic circuitry

Junyoung Kwon, Yongjoon Shin, Hyeokjae Kwon, Jae Yoon Lee, Hyunik Park, Kenji Watanabe<sup>✉</sup>, Takashi Taniguchi, Jihyun Kim, Chul-Ho Lee<sup>✉</sup>, Seongil Im & Gwan-Hyoung Lee<sup>✉</sup>

Published online: 26 June 2025

Correction to: *Scientific Reports* <https://doi.org/10.1038/s41598-019-46730-7> Published Online 17 July 2019.

The original version of this Article contains an error in the name of the author Yongjoon Shin, which was incorrectly given as Yongjun Shin.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2025