



OPEN

An optimized novel lightweight block cipher for image encryption

R. Mohanapriya & Kumar V. Nithish✉

In the era of pervasive multimedia communication, image data has become a dominant form of information exchange across embedded, mobile, and IoT platforms. This surge in visual data transmission introduces critical challenges related to confidentiality, authenticity, and tamper resistance particularly in resource-constrained environments where conventional cryptographic solutions may prove computationally intensive. To address these challenges, lightweight cryptographic algorithms tailored for image protection are essential, balancing rigorous security requirements with efficient hardware and software implementation. This paper proposes a novel lightweight block cipher optimized for image encryption, employing a multi-stage internal Addition-Rotation-XOR (ARX) structure within each round to enhance confusion and diffusion. The cipher operates on 64-bit plaintext blocks with a 64-bit master key and utilizes a customized key schedule mechanism that generates five distinct subkeys per round through bit-swapping, modular addition, and XOR operations. The cryptographic properties of the proposed cipher were evaluated using the NIST SP 800-22 statistical test suite, confirming high key randomness. Further analysis demonstrated robust security with a 50% average avalanche effect, a maximum differential probability of approximately $\lesssim 2^{-32}$, and a maximum linear bias below $\lesssim 2^{-8}$. The cipher achieves strong resistance to differential and linear cryptanalysis within five rounds, offering an optimal balance between security and efficiency. Comprehensive statistical analysis using various input images are analyzed and demonstrate the cipher's robustness in securing visual data. The encryption algorithm was further implemented on an Artix-7 FPGA, and synthesis results confirmed its suitability for resource constrained environments. The results indicate that the proposed cipher offers a secure and efficient solution to modern image security challenges.

Keywords Lightweight cryptography, ARX cipher, Cryptanalysis, Image encryption, Key schedule, FPGA implementation

In the current digital era, the rapid transmission and widespread availability of images have become integral aspects of daily life. Consequently, ensuring the security and integrity of these images has become increasingly critical^{1,2}. To comply with regulatory requirements, image data must be protected against unauthorized access. One of the primary concerns in the transmission and storage of images is ensuring secure communication, which is essential for safeguarding image data during transmission³. Image encryption is essential for ensuring the security of multimedia applications in digital distribution networks⁴. Traditionally, classical cryptographic techniques like watermarking⁵, stenography⁶, and chaotic algorithms⁷ have been employed to ensure the security of text, image, audio, and video data. Among these, the most widely used methods for encrypting images transmission conventional ciphers, including the Advanced Encryption Standard (AES)⁸, Twofish⁹, and Rivest–Shamir–Adleman (RSA)¹⁰. As conventional encryption algorithms are unsuitable for resource-limited environments due to their high computational complexity, several lightweight encryption algorithms have been studied in recent years for use in resource-constrained devices such as IoT devices, RFID tags, and sensors^{11–16}. Additionally, the NIST launched the lightweight cryptography project over a decade ago to address the need for secure and efficient cryptographic solutions for constrained environments. In parallel, the international standard ISO/IEC 29192 was developed by ISO/IEC JTC 1/SC 27 to provide guidelines for lightweight cryptographic algorithms. Due to their minimal computational complexity, lightweight cryptographic architectures are well-suited for integration into resource-constrained technologies¹⁷.

In general, the architecture of lightweight block ciphers are classified into three main types: Substitution-Permutation Network (SPN), Feistel, and ARX-based designs. SPN-based ciphers, which typically require more hardware resources due to the implementation of substitution boxes (S-boxes), include RECTANGLE¹⁸,

School of Electronics Engineering, Vellore Institute of Technology, Vellore, Tamilnadu 632014, India. ✉email: nithishkumarv@vit.ac.in

PRESENT¹⁹, and GIFT²⁰. Similarly, Feistel-based algorithms include HIGHT²¹, Camellia²², DESXL²³ and Piccolo²⁴. These ciphers are designed to achieve a high degree of confusion and diffusion through a larger number of encryption rounds operations. Likewise, the ARX based structures such as CHASKEY²⁵, LEA²⁶, CHAM²⁷, SPECK²⁸, Salsa20²⁹, SPARX³⁰, and ChaCha³¹ are known for their low power consumption and simpler hardware implementation compared to other cryptographic structures.

In recent years, ARX based encryption techniques based on simple arithmetic operations have gained significant attention due to their inherent simplicity, computational efficiency, and strong diffusion properties. These characteristics make ARX ciphers highly suitable for lightweight and hardware-constrained environments. However, existing ARX-based designs often face trade-offs between security strength, randomness, and hardware efficiency. One of the most critical aspects affecting these trade-offs is the key schedule mechanism, which must ensure high unpredictability and resistance to cryptanalytic attacks. Achieving strong randomness in sub round key schedule is therefore essential to enhance the overall security and resilience of the cipher. Guard Kanda et al.³² present a low-area, high-throughput ChaCha20 stream cipher architecture designed for secure hardware communication. The implementation leverages pipelining and parallel processing techniques to enhance frequency performance and area efficiency. Johannes Pfau et al.³³ propose an efficient hardware design for the ChaCha cipher, utilizing pipelining, block memory, and register-based techniques. Their fully pipelined architecture is demonstrated to outperform multiple processing cores in terms of throughput for high-performance applications. Sugier Jarosław³⁴ explores the FPGA implementation of the 256-bit Salsa20 stream cipher, which is renowned for its security and speed. The study evaluates the performance of the loop-unrolled and pipelined architectures of Salsa20 on hardware platforms. Jun-Hoe Phoon et al.³⁵ present a FPGA implementation of lightweight LED and SIMECK ciphers on the Xilinx Artix-7, achieving high performance and efficiency. In the LED cipher, a lookup table replaces multipliers in the mixColumns operation, reducing resource usage. Meanwhile, SIMECK features the most compact parallel architecture, making it ideal for resource-limited applications. Youssef et al.³⁶ introduce a new pseudo-chaotic random number generator for the SPECK cipher and implement it on FPGA. The design meets the security level requirements for communication among IoT devices.

Zeesha Mishra et al.³⁷ introduce a high-speed, low-area unified LEA architecture for resource-constrained devices, supporting 128, 192, and 256-bit keys through ARX operations. The pipelined design enhances the operating frequency with modified key schedule method which optimize hardware resources. Gaurav Uttam et al.³⁸ present an efficient hardware implementation of the Improved-LEA block cipher for IoT devices, utilizing pipeline-based and round-based techniques. The pipelined architecture for 128-bit and 192-bit keys enhances throughput, while the round-based design optimizes area efficiency. Kiran Kumar et al.³⁹ present the BRIGHT and SIMON (BRISI) lightweight algorithms designed for low-resource-constrained devices. The BRISI lightweight block cipher, based on ARX operations, is evaluated against standard hardware and security performance metrics using 32-bit and 64-bit keys. Asmita Poojary et al.⁴⁰ present a modified-BRISI (MBRISI) cipher, operates on 32-bit plaintext with an optimized 64-bit key schedule module. Nagesh et al.⁴¹ introduce the HIBRI cipher, which combines the HIGHT and BRIGHT ciphers aims to provide a more robust and flexible encryption solution that retains the lightweight nature of both algorithms while enhancing security. Its implementation in both software and hardware ensures adaptability across different platforms, making it suitable for modern resource-constrained systems. Kiran Kumar et al.⁴² introduce ARX/MRX encryption schemes for IoT security, utilizing Addition-Modulo, Multiplication-Modulo, Rotation, and XOR operations. The designs are implemented with reversible logic and Vedic multiplier and is optimized for low-resource devices. To achieve high performance, Raja et al.⁴³ proposed the SIMECK cipher on an FPGA hardware platform, employing various optimization techniques such as loop unrolling, inner pipelining, and outer pipelining. Wen Chen et al.⁴⁴ introduced DABC, a dynamic ARX-based lightweight block cipher featuring a dynamic permutation layer. Both ASIC and FPGA implementations demonstrate its efficient hardware resource utilization. Xing Zhang et al.⁴⁵ proposed the GFRX algorithm, which combines a generalized Feistel structure with ARX operations and diverse nonlinear components, enhancing diffusion and enabling flexible serialization tailored for resource-constrained hardware. This work introduces a novel lightweight ARX cipher that addresses the dual challenges of hardware efficiency and security strength. By incorporating an multiple subkeys generation key scheduling mechanism based on modular addition, XOR, and bit-swapping operations the proposed design ensures high randomness across the several rounds. Unlike conventional ARX based ciphers, the proposed architecture utilize multi-stage, multi-key approach significantly improves security compared to traditional ARX designs with repetitive structures.

The rest of the paper is organized as follows: Section 2 presents the architecture of the proposed lightweight ARX cipher along with the novel key scheduling mechanism. Section 3 provides a detailed security analysis of the proposed cipher. Section 4 discusses the hardware implementation and performance evaluation on an FPGA platform. In Section 5, comprehensive statistical analysis on encrypted images is conducted to validate the cipher's effectiveness. Finally, Section 6 concludes the paper and outlines directions for future work.

Design of the proposed lightweight ARX cipher

This section presents the detailed design of the proposed lightweight ARX cipher, emphasizing both the novel key schedule mechanism and the overall encryption architecture. The design aims to achieve a balanced trade-off between security strength, randomness, and hardware efficiency.

Encryption algorithm

The proposed cipher architecture is based on the ARX structure designed to efficiently perform encryption on 64-bit plaintext using a 64-bit master key. Each encryption round consists of five sequential stages, incorporating operations such as modular addition and bitwise XOR, with each stage utilizing a distinct sub-key derived from the novel key scheduling mechanism. This multi-stage, multi-key approach significantly improves security




Fig. 1. Block diagram of the proposed lightweight ARX cipher showing the encryption structure for five rounds, incorporating multi-stage operations.

Symbols	Operations
>>>7	Circular right shift by 7
>>>2	Circular right shift by 2
<<<7	Circular left shift by 7
<<<2	Circular left shift by 2
⊕	XOR operation
⊞	Addition modulo operation
⊖	Subtraction modulo operation

Table 1. List of symbols.

compared to other ARX designs with repetitive structures. To ensure strong diffusion and non-linearity in the ciphertext, the encryption process is to be carried out for five rounds of operation. Fig. 1 illustrates the block diagram of the proposed lightweight ARX cipher showing the encryption structure for five rounds, incorporating multi-stage operations. Table 1 presents the corresponding logical operation for the list of symbols presented in this paper for more clarity.

Let i represents the i^{th} encryption round, where $i = 1, 2, \dots, 5$ for the proposed cipher. In the first round of operation, the 64-bit plaintext input is divided into four equal 16-bit segments from MSB to LSB denoted as $P11, P12, P13$, and $P14$, respectively. Then, $P11$ undergoes a circular right shift by seven bit positions and the resulting value is modulo added with the subkey $k1_i$ to produce the first quarter output, denoted as $M11$. Next, $P12$ is circularly right shifted by two bit positions and XOR-ed with $M11$ to produce the second quarter output, denoted as $M12$. Similarly, $P13$ is circularly right-shifted by seven bit positions and the result is XOR-ed with $M12$ produce the third quarter output, denoted as $M13$. Finally, $P14$ is circularly right-shifted by two bit positions and XOR-ed with $M13$ yielding the fourth quarter output, denoted as $M14$. After that, the generated quarter outputs are rearranged in the specific order $M12, M13, M14$ and $M11$ to form the first-stage 64-bit intermediate encrypted output. This reordered output is then forwarded to the subsequent stages, where it undergoes similar

operations using the corresponding subkeys i.e. k_{2_i} , k_{3_i} , k_{4_i} , k_{5_i} to ultimately generate the ciphertext for a single round of encryption. Likewise, the remaining four rounds of the encryption process are executed in a similar methodology. For each subsequent round, the input is derived from the output of the previous round, which is reordered according to a predefined pattern i.e., M_{12} , M_{13} , M_{14} , and M_{11} , respectively. This reordering enhances diffusion and key dependence across rounds. After the completion of all five rounds, the final outputs are concatenated to generate the ciphertext.

Pseudocode for encryption process

Input: 64-bit plaintext split into four 16-bit segments P_{11} , P_{12} , P_{13} and P_{14} . Five distinct 16-bit subkeys (k_{s_i}) correspond to s^{th} stage in the i^{th} encryption round.

Output : 64-bit ciphertext

Step 1 : For $i = 1$ to 5 do; Loop over encryption rounds

Step 2 : For $s = 1$ to 5 do; Loop over stages within a single round

Step 3: P_{11} is circularly right shifted by seven times.

Step 4: Compute modulo addition \boxplus with subkey k_{1_i} to produce the first quarter output: $M_{11} = P_{11} \ggg 7 \boxplus k_{1_i}$;

Step 5: P_{12} is circularly right shifted by two times.

Step 6 : Perform the bitwise XOR operation with M_{11} to produce the second quarter output: $M_{12} = P_{12} \ggg 2 \oplus M_{11}$;

Step 7: Circular right shift P_{13} by seven times and bitwise XORed with P_{12} to produce the third quarter output: $M_{13} = P_{13} \ggg 7 \oplus P_{12}$;

Step 8: Circular right shift P_{14} by two times and bitwise XORed with M_{13} to produce the fourth quarter output: $M_{14} = P_{14} \ggg 2 \oplus M_{13}$.

Step 9: Rearrange the quarter outputs as in the order M_{12} , M_{13} , M_{14} , M_{11} and pass this as the input for the next stage

Step 10: Use the corresponding stage subkeys k_{2_i} , k_{3_i} , k_{4_i} , and k_{5_i} , respectively for the stages $s = 2$ to 5.

end

Step 11: Repeat from step 1 to 10 until $i = 5$ and concatenate the final outputs C_{51} , C_{52} , C_{53} , C_{54} to get the 64-bit ciphertext.

end

Similarly, the decryption process of the proposed lightweight ARX cipher is performed by reversing the operations used during encryption. It involves processing the 64-bit ciphertext over five rounds in reverse order from round $i = 5$ to 1. In each round, the inverse operations of encryption are applied across five stages, using the corresponding subkeys in reverse sequence i.e., from k_{5_i} to k_{1_i} . The inverse operations consist of the bitwise-XOR \oplus , since XOR is its own inverse, circular left shifts (to reverse the circular right shifts), and modulo subtraction \boxminus (to reverse modular addition \boxplus). This reversed operation ensures complete reversibility of the encryption process while maintaining the cipher's lightweight and secure properties.

Architecture of the novel key schedule mechanism

This subsection outlines the novel key schedule mechanism designed for the proposed lightweight ARX cipher, as illustrated in Fig. 2. The key schedule plays a pivotal role in enhancing randomness and unpredictability, thereby contributing significantly to the cipher's overall security. The key schedule begins with a 64-bit master key, denoted as *key_in*, which serves as the initial seed.

The input master key *key_in* is divided into sixteen segments each of 4-bit wide and are labeled as R_1, R_2, \dots, R_{16} from the LSB. Next, these segments are concatenated in a specific order to form four 16-bit distinct blocks denoted as C_1, C_2, C_3 , and C_4 which introduce the diffusion among the subkeys. The grouping is based on a predefined mapping strategy that intentionally disperses key bits across different positions to promote diffusion. To further improve randomness and non-linearity, the output from each of these 16-bit blocks undergoes a customized bit-swap operation, labeled as B_1, B_2, B_3, B_4 , respectively. Each bit-swap block operates in a different pattern to shuffle the inputs which in-turn improves the randomness and non-linearity.

Following the bit-swap operation, modular addition and bitwise XOR operations are applied to its outputs to generate five distinct subkeys in parallel, denoted as $k_{1_i}, k_{2_i}, k_{3_i}, k_{4_i}$ and k_{5_i} . Here the subkey k_{s_i} refers to the s^{th} stage of the i^{th} encryption round. As the proposed cipher consists of five rounds, this subkey generation process is executed iteratively for each round, producing a fresh set of subkeys in parallel for every round.

To ensure round wise uniqueness and avoid key repetition, a key update mechanism is employed. This mechanism derives the next round's key input by concatenation on the subkeys $k_{1_i}, k_{2_i}, k_{3_i}, k_{4_i}$ generated in the current round, thus maintaining inter round key dependency. By assigning a unique, non repeating subkey to each internal stage of every encryption round, the proposed key scheduling strategy enhances the cipher's resistance against cryptanalytic techniques, notably linear and differential attacks. This design ensures high diffusion in the key space and contributes significantly to the cipher's overall security.

Key schedule mechanism

The complete sequence of operations for the key schedule mechanism is outlined as follows:

Step 1: Initialize the 64-bit master key, denoted as *key_in* which serves as the input to the key schedule.

Step 2: Divide *key_in* into sixteen segments each 4-bit wide from LSB are labeled as R_1, R_2, \dots, R_{16} .

Step 3: Form four 16-bit intermediate blocks by concatenating the segments in a pre-defined order, i.e., $C_1 = (R_1 \parallel R_5 \parallel R_9 \parallel R_{13})$, $C_2 = (R_3 \parallel R_7 \parallel R_{11} \parallel R_{15})$, $C_3 = (R_2 \parallel R_6 \parallel R_{10} \parallel R_{14})$ and $C_4 = (R_4 \parallel R_8 \parallel R_{12} \parallel R_{16})$.




Fig. 2. Novel key schedule mechanism of the proposed lightweight ARX cipher, illustrating subkeys generation and iterative round key generation.

Step 4: Apply bit-swap operations to each of the concatenated groups to further increase diffusion and randomness: $B1 = \text{bitswap}(C1)$, $B2 = \text{bitswap}(C2)$, $B3 = \text{bitswap}(C3)$, and $B4 = \text{bitswap}(C4)$.

Step 5: Generate the four intermediate subkeys using as $k1_i = ((B1 \oplus B2) \oplus B3)$, $k2_i = (B3 \oplus B2)$, $k3_i = (B1 \oplus B3)$, $k4_i = (B1 \oplus B4)$.

Step 6: Derive the fifth subkey $k5_i$ as a combined XOR of the previously generated subkeys. ($k5_i = k1_i \oplus k2_i \oplus k3_i \oplus k4_i$)

Step 7: Concatenate the subkeys $k1_i$, $k2_i$, $k3_i$, $k4_i$ to form a new 64-bit key, which is feedback as key_in for the next round's subkey generation.

$$key_in^{(i+1)} = k1_i \parallel k2_i \parallel k3_i \parallel k4_i.$$

Security analysis of the proposed ARX cipher

This section presents a comprehensive security evaluation of the proposed lightweight ARX cipher, focusing on its robustness against three critical aspects: randomness assessment using statistical tests, avalanche effect analysis, and resilience to conventional cryptanalytic techniques for block ciphers such as linear and differential cryptanalysis.

Statistical analysis of the proposed key schedule mechanism

The performance of the proposed key schedule mechanism was evaluated for randomness using the NIST SP 800-22 statistical test suite, a widely accepted benchmark comprising 15 standard tests designed to detect non-randomness in binary sequences by identifying statistical patterns⁴⁶. For this evaluation, the key schedule mechanism was used to produce a bitstream of length 10^6 bits. The Table 2, demonstrate that all statistical tests yielded p-values ≥ 0.01 , thereby satisfying the threshold for randomness as defined by NIST guidelines. This outcome confirms the statistical soundness of the generated subkeys sequence and reinforces the reliability of the key schedule in contributing to the overall strength of the cipher.

Avalanche effect

The avalanche effect is a critical property of secure cryptographic algorithms, ensuring that a minimal input change such as a single bit flip in either the plaintext or the key produces a widespread and unpredictable transformation in the output ciphertext. Mathematically, the avalanche effect is measured by calculating the ratio of the number of changed bits in the ciphertext due to a single bit flip in either the plaintext or the key to the number of bits in the ciphertext⁴⁷. This diffusion property is crucial for resisting differential cryptanalysis, as it prevents the leakage of structural patterns from the input. To assess the avalanche characteristics of the proposed lightweight ARX cipher, a statistical experiment was conducted across 15 encryption rounds, using 1000 input samples per round. Two independent tests were performed: (1) Plaintext Avalanche Test – where one bit in the plaintext is flipped, and (2) Key Avalanche Test – where one bit in the encryption key is flipped. For each test, the average number of changed bits in the ciphertext was recorded and the results are expressed as a percentage of

Test methods	P-value	Results
Frequency	0.085587	Pass
Block Frequency	0.867692	Pass
Cumulative Sums (forward)	0.289667	Pass
Cumulative Sums (inverse)	0.171867	Pass
Runs	0.883171	Pass
Longest run	0.514124	Pass
Rank	0.574903	Pass
FFT	0.534146	Pass
Non-Overlapping Template	0.883171	Pass
Overlapping Template	0.834308	Pass
Universal	0.964295	Pass
Approximate Entropy	0.883171	Pass
Random Excursions	0.574903	Pass
Random Excursions Variant	0.816537	Pass
Serial	0.366918	Pass
Linear complexity	0.719747	Pass

Table 2. NIST statistical test results.




Fig. 3. Average avalanche effect analysis showing the sensitivity of the proposed ARX cipher to single-bit changes in plaintext and key.

the 64-bit ciphertext as illustrated in Fig. 3. In the early rounds, such as Round 1, the average number of flipped bits was 22.18 bits (34.66%) for plaintext changes and 23.69 bits (37.02%) for key changes, indicating the onset of diffusion. By Round 3, the avalanche effect had stabilized near the ideal 50% mark 32.10 bits (50.16%) for plaintext and 31.96 bits (49.93%) for key changes. From Rounds 4 to 15, the avalanche effect remains stable and optimal with approximately 32 out of 64 ciphertext bits flipped on average in both tests. This suggests that by Round 5, the cipher reaches maximum diffusion, a critical marker for security.

Linear cryptanalysis

Linear cryptanalysis is a form of known plaintext attack originally proposed by Matsui⁴⁸, the attacker attempts to discover linear approximations that relate selected bits of the plaintext, ciphertext, and key with a probability significantly different from 0.5. To assess the resistance of the proposed ARX cipher against linear cryptanalysis,

a full linear correlation bias analysis was conducted. This method involve by fixing a single bit (specifically the most significant bit) in randomly generated plaintexts and computing its correlation with each of the 64 bits in ciphertext. According to cryptanalytic standards used in the literature (e.g., AES, SPECK, PRESENT), a cipher is considered secure if the maximum observed bias is less than $2^{-8} \simeq 0.00391$ and it holds independent of the block size.

For each round, this analysis was iterated with 10^5 random plaintexts to ensure statistical reliability. The absolute bias $|P - 0.5|$ where P is the probability of bit agreement between the fixed plaintext bit and each ciphertext bit, was computed and averaged per round. The analysis was extended over 10 encryption rounds and it is observed that the measured average linear bias across all 64 bits in ciphertext remained well below the standard cryptanalytic threshold. Specifically, the average bias across multiple rounds ranged from 0.00110 to 0.001407, indicating no strong linear correlations exploitable by linear attacks. These results confirm that the proposed cipher achieves sufficient resistance against linear cryptanalysis as shown in the Fig. 4. Furthermore, since the bias remains well below the threshold even at 5 rounds, this indicates that five rounds of encryption are adequate from the perspective of linear attack resistance.

Differential cryptanalysis

Differential cryptanalysis is a standard and powerful statistical technique for evaluating block cipher resistance by examining how differences in plaintext pairs affect the differences in the corresponding ciphertexts⁴⁹. Specifically, it analyzes the propagation of an input difference $\Delta P = P_1 \oplus P_2$ through the cipher and the probability that a specific output difference $\Delta C = C_1 \oplus C_2$ results. The likelihood that a particular input difference leads to a given output difference is known as the differential probability (DP)⁵⁰. A cipher is considered secure against differential attacks if all differential probabilities remain close to 2^{-n} , where n is the cipher block size. For a 64-bit block cipher, the standard threshold is $2^{-32} \simeq 2.33 \times 10^{-10}$.

In this study, the differential analysis was conducted by encrypting 10^5 randomly generated plaintext pairs with a fixed input difference ΔP . The cipher was tested over 10 rounds of encryption and for each pair, the output difference was calculated and the most frequently occurring difference (i.e., the maximum differential probability (DP_{max})) was estimated for each round to identify any exploitable differential biases. The results of the differential cryptanalysis is illustrated in Fig. 5. Round 1 exhibited a relatively high maximum differential probability (DP_{max}) of 0.5476, indicating strong differential bias due to limited diffusion at the early stage. However, in Round 2, a significant improvement was observed, with (DP_{max}) sharply dropping to 2.00×10^{-5} which is well below the theoretical threshold ($2^{-32} = 2.33 \times 10^{-10}$) of for 64-bit block ciphers. From Rounds 3 through 6, (DP_{max}) values stabilized at 1.00×10^{-5} , reflecting near-ideal differential uniformity. These results confirm that the cipher achieves strong resistance to differential attacks within five rounds, and maintains consistent uniformity through subsequent rounds.

Hardware analysis

This section presents the hardware implementation of the proposed ARX cipher on the Artix-7 (XC7A100T) FPGA. The hardware architecture is described using Verilog Hardware Description Language (HDL) and synthesized using the Xilinx Vivado Design Suite. The proposed lightweight ARX cipher encryption and decryption processes were functionally validated using predefined plaintext and key inputs. As shown in Figs. 6 and 7, the design was successfully simulated and verified, confirming the correctness of the hardware implementation for both operational modes.

The Register Transfer Level (RTL) view of the one stage of the ARX operation and the one round encryption process are illustrated in Figs. 8 and 9, which showcases the structural arrangement and datapath of the encryption logic. Based on the hardware implementation results presented in Table 3, a detailed comparative




Fig. 4. Linear cryptanalysis of the proposed lightweight ARX cipher showing the average linear bias across multiple rounds with a threshold reference of $2^{-8} = 0.00391$.




Fig. 5. Differential cryptanalysis of the proposed lightweight ARX cipher showing the Maximum probability of differential characteristics across multiple rounds with a threshold reference of 2^{-32} .




Fig. 6. Simulation output verifying the functionality of the proposed lightweight ARX cipher encryption process.




Fig. 7. Simulation output verifying the functionality of the proposed lightweight ARX cipher decryption process.

analysis shows the efficiency of the proposed lightweight ARX block cipher in terms of area utilization and power consumption. The proposed design implemented on the Artix-7 FPGA achieves the lowest area usage, requiring only 485 LUTs, which significantly reduces hardware when compared with other notable designs. For instance, it shows a 63.08% and 62.86% area reduction over the ARX⁴² and MRX⁴² ciphers respectively, both of which require over 1300 LUTs. Similarly, significant reductions are observed compared to SPECK (57.64%)³⁶, Salsa20 (83.58%)³⁴, and LEA (57.11%)²⁶, proving the simpler architecture of the proposed cipher. Even when




Fig. 8. Register-transfer level (RTL) schematic for one stage of the ARX based encryption operation.




Fig. 9. Register-transfer level (RTL) representation of the multi-stage encryption process implementing one round of the proposed ARX cipher.

S. No.	Cipher	Device	Area (LUT)	Flipflops	Frequency (MHZ)	Power (W)
1	MBRISI ⁴⁰	Artix-7	492	0	23.66	0.042
2	ARX ⁴²	Artix-7	1314	–	–	40.458
3	MRX ⁴²	Artix-7	1306	–	–	40.115
4	SPECK ³⁶	PYNQ-Z2	1145	–	16.53	–
5	Salsa20 ³⁴	Spartan-6	2955	–	48	–
6	Chacha20 ³²	Virtex-7	940	–	161	–
7	LEA ²⁶	Virtex-5	1131	645	126.23	–
8	ILEA ³⁸	Virtex-6	535	–	270.85	–
9	Proposed	Artix-7	485	0	48.544	0.13

Table 3. Hardware performance comparison of the proposed and existing ciphers on FPGA.

compared to the improved LEA cipher³⁸, which is among the more optimized implementations, the proposed design still achieves a 9.34% area reduction.

In terms of operating frequency and power, the proposed cipher maintains an excellent balance. It operates at 48.544 MHz, outperforming MBRISI (23.66 MHz) and SPECK (16.53 MHz), and closely matching Salsa20 (48 MHz), while consuming a low power of just 0.13 W. This makes it one of the most efficient implementations among those compared. Moreover, the design uses no flip-flops, indicating a fully combinational logic style, which contributes to lower dynamic power consumption and simplified timing closure. These results collectively demonstrate that the proposed cipher offers a highly optimized solution in terms of hardware, power, and speed, making it ideal for lightweight cryptographic applications in resource-constrained environments.

Application analysis of proposed ARX block cipher

The proposed lightweight ARX-based block cipher is specifically designed for image encryption applications, addressing the growing demand for secure and efficient multimedia data protection. To evaluate its effectiveness, the cipher was applied to a variety of test images sourced from the USC-SIPI image database⁵¹. Statistical analyses included histogram uniformity, information entropy, pixel correlation, NPCR (Number of Pixels Change Rate), and UACI (Unified Average Changing Intensity), all of which confirmed the cipher's ability to effectively obscure image structures. In addition, perceptual quality metrics such as Peak Signal-to-Noise Ratio (PSNR), Mean




Fig. 10. Rice image: (a) Original image, (b) Encrypted image, (c) Decrypted image.




Fig. 11. Coin image: (a) Original image, (b) Encrypted image, (c) Decrypted image.

Squared Error (MSE), and Structural Similarity Index Measure (SSIM) were calculated to assess the visual distortion between the original and encrypted images.

Visual perception

To evaluate the visual quality and perceptual integrity of the encrypted and decrypted images generated by the proposed lightweight ARX block cipher implemented in MATLAB, two standard 256×256 grayscale images are utilized, as shown in Figs. 10a and 11a. Each pixel in the original image is represented by an 8-bit binary value. During encryption, four consecutive pixel values are grouped to form a 64-bit plaintext block. The cipher processes each block sequentially, applying encryption using distinct round keys derived from the key schedule mechanism.

The resulting encrypted images, presented in Figs. 10b and 11b, display a highly randomized pixel distribution, effectively concealing the visual content of the original images. This visual randomness demonstrates the cipher's ability to achieve strong confusion and diffusion properties. Furthermore, the decryption process accurately reconstructs the original images, as shown in Figs. 10c and 11c, thereby validating both the correctness and reversibility of the cipher.

Histogram analysis

Histogram analysis is a widely used technique to evaluate the statistical distribution of pixel intensities in an image and is computed using Eq. (1), as suggested in⁵². Figures 12a and 13a show the histograms of two original images, which exhibit characteristic non-uniform distributions corresponding to the visual content of each image. In contrast, the histograms of the encrypted images, shown in Figs. 12b and 13b, appear uniformly flat, indicating a random distribution of pixel intensities. This uniformity in the histograms of the encrypted images is a strong indication that the proposed lightweight ARX block cipher effectively conceals the original pixel information, thereby enhancing the encryption security by resisting statistical attacks.

$$\text{var}(X) = \frac{1}{m^2} \sum_{i=1}^m \sum_{j=1}^m \frac{(x_i - x_j)^2}{2} \quad (1)$$




Fig. 12. Histogram analysis of the Rice image: (a) Original image, and (b) Encrypted image using the proposed lightweight ARX cipher.




Fig. 13. Histogram analysis of the coin image: (a) Original image, and (b) Encrypted image using the proposed lightweight ARX cipher.

Image	Entropy	Correlation coefficient
Rice	7.992	−0.002
Circle	7.993	−0.0008
Cameraman	7.997	0.0001
Coins	7.997	0.0001

Table 4. Entropy and correlation coefficient for various images.

here, x_i and x_j denote the number of pixels with grayscale intensity value i and j , respectively, while m denotes the total number of possible grayscale levels, typically 256 for an 8-bit image.

Entropy analysis

To evaluate the randomness introduced by the proposed encryption scheme, entropy analysis was performed on both original and encrypted images. As shown in Table 4, the encrypted images consistently exhibit entropy values close to 7.9 i.e., close to the theoretical maximum of 8 for an 8-bit grayscale image. This indicates that the pixel intensity distribution in the encrypted outputs is highly uniform, reflecting a strong degree of randomness and minimal predictability. The entropy values were computed using the standard formula given in Eq. (2), as outlined in⁵³.

$$\text{Entropy} = - \sum_{i=1}^N p(i) \log_2 \left(\frac{1}{p(i)} \right) \quad (2)$$




Fig. 14. Correlation analysis of rice image. (a) Original image, (b) Encrypted image using the proposed lightweight ARX cipher.




Fig. 15. Correlation analysis of coin image. (a) Original image, (b) Encrypted image using the proposed lightweight ARX cipher.

In this expression, $p(i)$ denotes the probability of occurrence of the i^{th} grayscale intensity level, and N is the total number of distinct intensity levels (typically 256 for 8-bit images). High entropy values confirm that the encryption process effectively masks the original image content, ensuring resistance against attacks.

Correlation analysis

Correlation analysis is performed to measure the degree of similarity between adjacent pixel values in an image, serving as another key metric for evaluating the effectiveness of the encryption algorithm. The correlation coefficient ranges from -1.0 to 1.0 , where a value of 1.0 indicates perfect positive correlation, and -1.0 indicates perfect negative correlation⁵⁴.

In this study, the correlation coefficients of both the original and encrypted images have been computed using Eqs. (3)–(6) across various standard test images. The results are summarized in Table 4. As shown, the encrypted images consistently yield correlation values close to zero. Figures 14a and 15a illustrate the correlation distribution of adjacent pixels in the original images, which display strong directional clustering and high correlation. In contrast, Figs. 14b and 15b show the pixel correlation distribution after encryption, revealing a highly dispersed pattern. This reduction in correlation confirms that the proposed lightweight ARX block cipher introduces strong diffusion and effectively disrupts the inherent image structure.

$$C = \text{cov}(s, t) / \sqrt{V(s)} \sqrt{V(y)} \quad (3)$$

$$\text{cov}(s, t) = M(s - M(s))(t - M(t)) \quad (4)$$

$$M(s) = 1/N \sum_{i=1}^N s_i \quad (5)$$

Image	PSNR (db)	MSE	NPCR (%)	UACI (%)	SSIM
Moon	10.12	6261.6	99.598	33.569	0.01
Rice	8.07	7552.3	99.592	33.28	0.01
Circle (bright & dark)	9.02	8134.0	99.61	31.63	0.01
Peppers	8.47	8395.4	99.56	33.52	0.01
Clock	6.9	12179.0	99.59	33.41	0.01
Airplane	6.68	10839.0	99.59	33.60	0.01
Aerial	9.15	7670.8	99.59	33.38	0.01

Table 5. Estimated values of PSNR, MSE, NPCR, UACI and SSIM for various images.

$$V(s) = 1/N \sum_{i=1}^N ((s_i) - M(s))^2 \quad (6)$$

here, N denotes the total number of pixels used in the computation, $M(s)$ and $M(t)$ represent the mean values of the pixel sets s and t , respectively, and $V(s)$, $V(t)$ are the corresponding variances. The function $\text{cov}(s, t)$ denotes the covariance between pixel pairs s and t , and C is the resulting correlation coefficient.

The results demonstrate that the encrypted images achieve high entropy and significantly reduced correlation coefficients approaching zero, which confirms the proposed cipher effectiveness in eliminating pixel-wise dependencies and ensuring strong statistical security.

Peak Signal to Noise Ratio (PSNR) and Mean Square Error (MSE)

The Peak Signal-to-Noise Ratio (PSNR) quantifies the ratio between the maximum possible signal power and the noise power that affects the fidelity of an image⁵⁵. It is widely used to assess the quality of reconstructed or decrypted images. Similarly, the Mean Squared Error (MSE) evaluates the average squared difference between corresponding pixel values in the original and encrypted images. These two metrics are inversely related i.e., higher MSE values result in lower PSNR, indicating poorer image quality.

In this study, both PSNR and MSE have been computed using Eqs. (7) and (8), and the results for various standard test images are presented in Table 5. The values confirm the effectiveness of the decryption process in preserving image quality.

$$PSNR = 10 \log_{10} \left(\frac{Max^2}{MSE} \right) \quad (7)$$

where, Max denotes the maximum possible pixel value of the image, which is 255 for 8-bit grayscale images.

$$MSE = \frac{1}{MN} \sum_{i=1}^M \sum_{j=1}^N [I(i, j) - E(i, j)]^2 \quad (8)$$

here, M and N are the height and width of the image, respectively. $I(i, j)$ and $E(i, j)$ are the pixel values at the position (i, j) in the original and encrypted (or decrypted) images.

Structural Similarity Index (SSIM)

The Structural Similarity Index (SSIM) is used to measure the structural difference between the original and encrypted images⁵⁶. SSIM values range from 0 to 1, with 1 indicating identical images and 0 indicating no similarity. As shown in Table 5, the SSIM values between the original and encrypted images are very low, confirming that the encryption process effectively obscures structural information and enhances security.

Number of Pixel Change Rate (NPCR) and Unified Average Changing Intensity (UACI)

Image security is strengthened when a slight change in the input image leads to a significantly different encrypted output⁵⁷. To evaluate this sensitivity, two key metrics are used: Number of Pixel Change Rate (NPCR) and Unified Average Changing Intensity (UACI). Let Z_a and Z_b be two cipher images differing by one pixel in their input. For pixel coordinates $Z_1(i, j)$ and $Z_2(i, j)$, the binary difference term $B(i, j)$ is defined in Eqs. (9) and (10).

$$B(i, j) = 0 \text{ if } (Z_a(i, j) = Z_b(i, j)) \quad (9)$$

$$B(i, j) = 1 \text{ if } (Z_a(i, j) \neq Z_b(i, j)) \quad (10)$$

Equation (11) can be used to express the NPCR as

$$NPCR = \sum_{i,j} B(i, j) / T \times (100\%) \quad (11)$$

Equation (12) defines the UACI as

$$UACI = \sum_{i,j} |Z_1(i,j) - Z_2(i,j)| / T_p \times Max \times (100\%) \quad (12)$$

here, T_p is the total number of pixels and Max is the maximum pixel value (255 for 8-bit images). Table 5 presents the computed NPCR and UACI values using Eqs. 11 and 12, confirming high sensitivity and strong security when values approach ideal thresholds.

Conclusion

This paper introduced a novel lightweight ARX-based block cipher specifically designed for secure image encryption applications. The proposed design features a custom key schedule scheme with multiple subkeys and a multi-stage internal structure within each round to ensure robust diffusion and confusion. A comprehensive evaluation was conducted to assess both the cryptographic strength and application performance of the cipher. Statistical randomness was verified using the NIST SP 800-22 test suite, confirming that all statistical tests yielded p-values ≥ 0.01 . The avalanche effect analysis demonstrated that small changes in plaintext or key result in approximately 50% bit changes in ciphertext, validating strong sensitivity and diffusion close to ideal behavior. Linear and differential cryptanalysis showed low exploitable biases and well below standard thresholds, indicating strong resistance to these classical attacks with five encryption rounds. For application-specific evaluation, the cipher was tested on standard images. The encrypted images exhibited high perceptual distortion, supported by metrics such as PSNR, SSIM, and MSE. Additionally, low correlation coefficients and uniform histograms validated the cipher's effectiveness in concealing visual data.

Given its security strength, lightweight complexity, and suitability for image-based applications, altogether the proposed cipher represents a promising candidate for secure multimedia encryption in constrained environments.

Data availability

The data used and/or analyzed during this study are available from the corresponding author upon reasonable request.

Code availability

All the relevant code used to generate the results in this paper and supplementary information is available from the corresponding author upon reasonable request.

Received: 20 June 2025; Accepted: 11 September 2025

Published online: 15 October 2025

References

- Baranwal, N., Singh, K. N. & Singh, A. K. YOLO-based ROI selection for joint encryption and compression of medical images with reconstruction through super-resolution network. *Future Generation Comput. Syst.* **150**, 1–9 (2024).
- Qin, M. & Lai, Q. Expanded multi-scroll attractor system analysis and application for remote sensing image encryption. *Appl. Math. Model.* **125**, 125–146 (2024).
- Faragallah, O. S. Optical double color image encryption scheme in the Fresnel-based Hartley domain using Arnold transform and chaotic logistic adjusted sine phase masks. *Opt. Quant. Electron.* **50**, 1–27 (2018).
- SaberiKamarposhti, M., Ghorbani, A. & Yadollahi, M. A comprehensive survey on image encryption: Taxonomy, challenges, and future directions. *Chaos Solitons Fractals* **178**, 114361 (2024).
- Parrilla, L., Garcia, A., Meyer-Baese, U., Botella, G., & Lloris, A. (2008, March). Automated signature insertion in combinational logic patterns for HDL IP core protection. In 2008 4th Southern Conference on Programmable Logic (pp. 183–186). IEEE.
- Ramakrishnan, S. *Cryptographic and Information Security Approaches for Images and Videos* (CRC Press, 2018).
- Pareek, N. K., Patidar, V. & Sud, K. K. Image encryption using chaotic logistic map. *Image Vision Computing* **24**(9), 926–934 (2006).
- Barker, E., Nechvatal, J., Foti, J., Bassham, L., Roback, E., & Dray, J. (2001). Advanced Encryption Standard (AES), Federal Inf. Process. Stds. (NIST FIPS), National Institute of Standards and Technology, Gaithersburg, MD, 11.
- Kelsey, J., Whiting, D., Wagner, D., Hall, C. & Ferguson, N. Twofish: A 128-bit block cipher. *NIST AES Proposal* **15**(1), 23–91 (1998).
- Rivest, R. L., Shamir, A. & Adleman, L. A method for obtaining digital signatures and public-key cryptosystems. *Commun. ACM* **21**(2), 120–126 (1978).
- Rashidi, B. Efficient and high-throughput application-specific integrated circuit implementations of HIGHT and PRESENT block ciphers. *IET Circ. Devices Syst.* **13**(6), 731–740 (2019).
- Thakor, V. A., Razzaque, M. A. & Khandaker, M. R. Lightweight cryptography algorithms for resource-constrained IoT devices: A review, comparison and research opportunities. *IEEE Access* **9**, 28177–28193 (2021).
- Pandey, J. G., Goel, T., Nayak, M., Mitharwal, C., Karmakar, A., & Singh, R. (2018, September). A high-performance VLSI architecture of the PRESENT cipher and its implementations for SoCs. In 2018 31st IEEE International System-on-Chip Conference (SOCC) (pp. 96–101). IEEE.
- Rao, V. & Prema, K. V. A review on lightweight cryptography for Internet-of-Things based applications. *J. Ambient Intell. Humanized Comput.* **12**(9), 8835–8857 (2021).
- Buchanan, W. J., Li, S. & Asif, R. Lightweight cryptography methods. *J. Cyber Security Technol.* **1**(3–4), 187–201 (2017).
- Rana, M., Mamun, Q. & Islam, R. Lightweight cryptography in IoT networks: A survey. *Future Generation Computer Syst.* **129**, 77–89 (2022).
- Bassham, L., Sönmez Turan, M., & Mouha, N. (2016). Report on lightweight cryptography (No. NIST Internal or Interagency Report (NISTIR) 8114 (Draft)). National Institute of Standards and Technology.
- Zhang, W., Bao, Z., Lin, D., Rijmen, V., Yang, B., & Verbauwhede, I. (2014). RECTANGLE: a bit-slice lightweight block cipher suitable for multiple platforms. Cryptology ePrint Archive.

19. Bogdanov, A., Knudsen, L. R., Leander, G., Paar, C., Poschmann, A., Robshaw, M. J., ... & Vikkelsoe, C. (2007). PRESENT: An ultra-lightweight block cipher. In *Cryptographic Hardware and Embedded Systems-CHES 2007: 9th International Workshop*, Vienna, Austria, September 10–13. *Proceedings* 9 450–466 (Springer, Berlin Heidelberg, 2007).
20. Banik, S., Pandey, S. K., Peyrin, T., Sasaki, Y., Sim, S. M., & Todo, Y. (2017). GIFT: A small present: Towards reaching the limit of lightweight encryption. In *Cryptographic Hardware and Embedded Systems-CHES 2017: 19th International Conference*, Taipei, Taiwan, September 25–28, 2017, *Proceedings* (pp. 321–345). Springer International Publishing.
21. Hong, D., Sung, J., Hong, S., Lim, J., Lee, S., Koo, B. S., ... & Chee, S. (2006). HIGHT: A new block cipher suitable for low-resource device. In *Cryptographic Hardware and Embedded Systems-CHES 2006: 8th International Workshop*, Yokohama, Japan, October 10–13. *Proceedings* 8 46–59 (Springer, Berlin Heidelberg, 2006).
22. Aoki, K., Ichikawa, T., Kanda, M., Matsui, M., Moriai, S., Nakajima, J., Tokita, T. (2001). Camellia: A 128-bit block cipher suitable for multiple platforms—design and analysis. In *Selected Areas in Cryptography: 7th Annual International Workshop*, SAC, Waterloo, Ontario, Canada, August 14–15, 2000 *Proceedings* 7 39–56 (Springer, Berlin Heidelberg, 2000).
23. Leander, G., Paar, C., Poschmann, A., & Schramm, K. (2007). New Lightweight DES Variants. *Fast Software Encryption 2007*, FSE 2007, Luxembourg City, Luxembourg, LNCS. Springer Verlag, 26, 28.
24. Shibutani, K., Isobe, T., Hiwatari, H., Mitsuda, A., Akishita, T., Shirai, T. (2011). Piccolo: an ultra-lightweight blockcipher. In *Cryptographic Hardware and Embedded Systems-CHES 2011: 13th International Workshop*, Nara, Japan, September 28–October 1. *Proceedings* 13 342–357 (Springer, Berlin Heidelberg, 2011).
25. Mouha, N., Mennink, B., Van Herrewege, A., Watanabe, D., Preneel, B., & Verbauwhede, I. (2014). Chaskey: an efficient MAC algorithm for 32-bit microcontrollers. In *Selected Areas in Cryptography-SAC 2014: 21st International Conference*, Montreal, QC, Canada, August 14–15, 2014, *Revised Selected Papers* 21 (pp. 306–323). Springer International Publishing.
26. Lee, D., Kim, D. C., Kwon, D. & Kim, H. Efficient hardware implementation of the lightweight block encryption algorithm LEA. *Sensors* **14**(1), 975994 (2014).
27. Koo, B., Roh, D., Kim, H., Jung, Y., Lee, D. G., & Kwon, D. (2017, November). CHAM: A family of lightweight block ciphers for resource-constrained devices. In *International conference on information security and cryptology* (pp. 3–25). Cham: Springer International Publishing.
28. Shors, D., Smith, J., Treatman-Clark, S., Weeks, B., & Wingers, L. (2015, June). The SIMON and SPECK lightweight block ciphers. In *Proceedings of the 52nd annual design automation conference* (pp. 1–6).
29. Bernstein, D. J. *The Salsa20 Family of Stream Ciphers* (The eSTREAM Finalists, New Stream Cipher Designs, 2008).
30. Seok, B. & Lee, C. Fast implementations of ARX-based lightweight block ciphers (SPARX, CHAM) on 32-bit processor. *Int. J. Distributed Sensor Netw.* **15**(9), 1550147719874180 (2019).
31. & Langley, A. (2015). ChaCha20 and Poly1305 for IETF Protocols (No. rfc7539).
32. Kanda, G. & Ryoo, K. High-throughput low-area hardware design of authenticated encryption with associated data cryptosystem that uses ChaCha20 and Poly1305. *Int. J. Recent Technol. Eng* **8**, 86–94 (2019).
33. Pfau, J., Reuter, M., Harbaum, T., Hofmann, K., & Becker, J. (2019, September). A hardware perspective on the ChaCha ciphers: Scalable ChaCha8/12/20 implementations ranging from 476 slices to bitrates of 175 Gbit/s. In *2019 32nd IEEE International System-on-Chip Conference (SOCC)* (pp. 294–299). IEEE.
34. Sugier, J. (2013). Low-cost hardware implementations of Salsa20 stream cipher in programmable devices. *Journal of Polish Safety and Reliability Association*, 4.
35. Phoon, J. H., Wong, D. C. K., Lee, W. K. & Rahman, T. A. LED and SIMECK FPGA implementation. *Int. J. Cryptol. Res.* **9**, 76–89 (2019).
36. Youssef, W. E. H. et al. A secure chaos-based lightweight cryptosystem for the internet of things. *IEEE Access* **11**, 123279–123294 (2023).
37. Mishra, Z., Nath, P. K. & Acharya, B. High throughput unified architecture of LEA algorithm for image encryption. *Microprocess. Microsyst.* **78**, 103214 (2020).
38. Uttam, G., Dwivedi, P., Singh, P., & Acharya, B. (2024). Novel hardware architectures of improved-LEA lightweight cipher for IoT applications. *International Journal of Information Technology*, 1–13.
39. VG, K. . K. . Design and implementation of novel BRISI lightweight cipher for resource constrained devices. *Microprocess. Microsyst.* **84**, 104267 (2021).
40. Poojary, A., Kiran Kumar, V. G. & Nagesh, H. R. FPGA implementation novel lightweight MBRSI cipher. *J. Ambient Intell. Humanized Comput.* **14**(9), 11625–11637 (2023).
41. Nagesh, H. R., Poojari, A., & Kumar, V. K. (2024). Design, Implementation and Analysis of HIBRI Cipher on IoT Platforms. *Journal of The Institution of Engineers (India): Series B*, 1–13.
42. Kiran, V. G., & Rai, C. (2021). FPGA implementation of a lightweight simple encryption scheme to secure IoT using novel key scheduling technique. *Int J Appl Sci Eng*, 18(1).
43. Raja, K. P., Mishra, Z., Singh, P. & Acharya, B. Efficient hardware implementations of lightweight Simeck Cipher for resource-constrained applications. *Integration* **88**, 343352 (2023).
44. Wen, C., Lang, L. & Ying, G. DABC: A dynamic ARX-based lightweight block cipher with high diffusion. *KSII Trans. Internet Inform. Syst. (TIIS)* **17**(1), 165184 (2023).
45. Zhang, X., Tang, S., Li, T., Li, X. & Wang, C. Gfrx: A new lightweight block cipher for resource-constrained iot nodes. *Electronics* **12**(2), 405 (2023).
46. Rukhin, A., Soto, J., Nechvatal, J., Smid, M., Barker, E., Leigh, S., ... & Vo, S. (2001). A statistical test suite for random and pseudorandom number generators for cryptographic applications (Vol. 22, p. 1). Gaithersburg, MD, USA: US Department of Commerce, Technology Administration, National Institute of Standards and Technology.
47. Webster, A. F., & Tavares, S. E. (1985, August). On the design of S-boxes. In *Conference on the theory and application of cryptographic techniques* (pp. 523–534). Berlin, Heidelberg: Springer Berlin Heidelberg.
48. Ciph, D. E. S. (1993, May). Linear cryptanalysis method for. In *Springer* (Vol. 765, p. 386).
49. Biham, E. & Shamir, A. Differential cryptanalysis of DES-like cryptosystems. *J. Cryptol.* **4**(1), 372 (1991).
50. Haq, M. et al. DynBlock: Dynamic data encryption with Toffoli gate for IoT. *Sci. Rep.* **15**(1), 17864 (2025).
51. USC-SIPI [Online]. Available: <http://siipi.usc.edu/database/>, 1977. (Accessed 8 September 2020) [Accessed.].
52. Sravanthi, D., Abhimanyu Kumar Patro, K., Acharya, B., & Majumder, S. (2019). A secure chaotic image encryption based on bit-plane operation. In *Soft Computing in Data Analytics: Proceedings of International Conference on SCDA 2018* (pp. 717–726). Springer Singapore.
53. Sparavigna, A. C. Entropy in image analysis. *Entropy* **21**(5), 502 (2019).
54. R. C. Gonzalez, R. E. Woods, and B. R. Masters Jan. 2009, “Digital Image Processing, third edition,” *Journal of Biomedical Optics*, vol. 14, no. 2, p. 029901,
55. Jangir, A., Shekhawat, D., & Pandey, J. G. (2021, October). An FPGA prototyping of the GIFT cipher for image security applications. In *2021 4th international conference on security and privacy (ISEA-ISAP)* (pp. 1–6). IEEE.
56. Sara, U., Akter, M. & Uddin, M. S. Image quality assessment through FSIM, SSIM, MSE and PSNR—A comparative study. *J. Comput. Commun.* **7**(3), 8–18 (2019).
57. Wu, Y., Noonan, J. P., & Agaian, S. (2011). NPCR and UACI randomness tests for image encryption. *Cyber journals: multidisciplinary journals in science and technology, Journal of Selected Areas in Telecommunications (JSAT)*, 1(2), 31–38.

Acknowledgements

The authors would like to thank the School of Electronics Engineering, Vellore Institute of Technology, Vellore, for providing all the facilities and support.

Author contributions

All authors reviewed the manuscript. Mohanapriya R : Writing – review & editing, Writing – original draft, Visualization, Validation, Supervision, Software, Methodology, Investigation, Formal analysis, Conceptualization. Nithish Kumar V : Writing – review & editing, Validation, Supervision, Software, Methodology, Conceptualization.

Funding

Open access funding provided by Vellore Institute of Technology. No funding was received to assist with the preparation of this manuscript.

Declarations

Competing interests

The authors declare no competing interests.

Additional information

Correspondence and requests for materials should be addressed to K.V.N.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2025