Fig. 32

Dynamic response to output voltage reference variations under the developed strategy: (a) Reference voltage change at port #2, (b) Reference voltage change at port #3, (c) Reference voltage change at port #4, (d) Simultaneous reference voltage changes at ports #3 and #4.