Figure 7
From: Quantified density of performance-degrading near-interface traps in SiC MOSFETs
(a) Schematic cross-section of a planar power MOSFET biased in region A, showing the internal resistances and the gate-oxide capacitance, \({C}_{ox}\); (b) measurement circuit; (c) measurement circuit with equivalent circuit of the MOSFET.
