Figure 1

Overview of bi-stable latch based ising machine hardware. Proposed design for the Ising machine using CMOS latches (cross-coupled inverters) as artificial Ising spins. The interaction among the spins is implemented using a CMOS-process compatible FeFET based array.