Figure 2
From: Extremely large area (88 mm × 88 mm) superconducting integrated circuit (ELASIC)
Comparison of room-temperature Junction resistance variability data for the ELASIC platform and MIT LL’s standard DUV-reticle-based SIC fabrication processes (SFQ5A3, SF5A4).
