Figure 2

Chip fabrication steps, the schematic image of photolithography (a–c), the schematic image of soft lithography steps (d–f), the schematic image of PDMS (Polydimethylsiloxane) surface and glass during plasma bonding (g), the final schematic (h), and channel dimensions (i).