Figure 5
From: Area efficient approximate multiplier based on novel 4:2 compressors and error correction logic
Gate level schematic of the proposed error correction logic (ECL).
Figure 5 | Scientific Reports
From: Area efficient approximate multiplier based on novel 4:2 compressors and error correction logic
Gate level schematic of the proposed error correction logic (ECL).
