Figure 6
From: Area efficient approximate multiplier based on novel 4:2 compressors and error correction logic
Partial product reduction structure of the proposed approximate multiplier architecture with lower region logically ORed and employing ECL (AXM4).
