Fig. 3
From: Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration
Proposed experimental design.
Fig. 3 | Scientific Reports
From: Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration
Proposed experimental design.
