Skip to main content

Thank you for visiting nature.com. You are using a browser version with limited support for CSS. To obtain the best experience, we recommend you use a more up to date browser (or turn off compatibility mode in Internet Explorer). In the meantime, to ensure continued support, we are displaying the site without styles and JavaScript.

  • Comment
  • Published:

Setting a standard for benchmarking 2D transistors with silicon

2D materials hold great promise for logic scaling beyond the limit of silicon MOSFET. However, in the absence of widely accepted guidelines for the performance comparison of the two technologies, it is essential to set proper standards to benchmark 2D transistors against silicon transistors.

This is a preview of subscription content, access via your institution

Access options

Buy this article

USD 39.95

Prices may be subject to local taxes which are calculated during checkout

Fig. 1: Benchmarking 2D transistors against silicon counterparts.

References

  1. Su, S.-K. et al. Perspective on low-dimensional channel materials for extremely scaled CMOS. In 2022 IEEE Symposium on VLSI Technology and Circuits 403–404 (2022).

  2. O’Brien, K. P. et al. Process integration and future outlook of 2D transistors. Nat. Commun. 14, 6400 (2023).

    Article  Google Scholar 

  3. Jiang, J., Xu, L., Qiu, C. & Peng, L.-M. Ballistic two-dimensional InSe transistors. Nature 616, 470–475 (2023).

    Article  Google Scholar 

  4. IEEE International Roadmap for Devices and Systems. https://irds.ieee.org/editions (2022).

  5. Cheng, Z. et al. How to report and benchmark emerging field-effect transistors. Nat. Electron. 5, 416–423 (2022).

    Article  Google Scholar 

  6. Wu, P. Mobility overestimation in molybdenum disulfide transistors due to invasive voltage probes. Nat. Electron. 6, 836–838 (2023).

    Article  Google Scholar 

  7. Fan, D. et al. Two-dimensional semiconductor integrated circuits operating at gigahertz frequencies. Nat. Electron. 6, 879–887 (2023).

    Article  Google Scholar 

  8. Xiong, X. et al. Top-gate CVD WSe2 pFETs with record-high Id~594 μA/μm, Gm~244 μS/μm and WSe2/MoS2 CFET based half-adder circuit using monolithic 3D integration. In 2022 International Electron Devices Meeting (IEDM) 20.6.1–20.6.4 (2022).

  9. Desai, S. B. et al. MoS2 transistors with 1-nanometer gate lengths. Science 354, 99–102 (2016).

    Article  Google Scholar 

  10. Wu, F. et al. Vertical MoS2 transistors with sub-1-nm gate lengths. Nature 603, 259–264 (2022).

    Article  Google Scholar 

  11. Liu, L. et al. Transferred van der Waals metal electrodes for sub-1-nm MoS2 vertical transistors. Nat. Electron. 4, 342–347 (2021).

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Lian-Mao Peng.

Ethics declarations

Competing interests

The authors declare no competing interests.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wu, P., Jiang, J. & Peng, LM. Setting a standard for benchmarking 2D transistors with silicon. Nat Rev Electr Eng 1, 629–631 (2024). https://doi.org/10.1038/s44287-024-00093-y

Download citation

  • Published:

  • Version of record:

  • Issue date:

  • DOI: https://doi.org/10.1038/s44287-024-00093-y

This article is cited by

Search

Quick links

Nature Briefing

Sign up for the Nature Briefing newsletter — what matters in science, free to your inbox daily.

Get the most important science stories of the day, free in your inbox. Sign up for Nature Briefing