2D materials hold great promise for logic scaling beyond the limit of silicon MOSFET. However, in the absence of widely accepted guidelines for the performance comparison of the two technologies, it is essential to set proper standards to benchmark 2D transistors against silicon transistors.
This is a preview of subscription content, access via your institution
Access options
Subscribe to this journal
Receive 12 digital issues and online access to articles
$119.00 per year
only $9.92 per issue
Buy this article
- Purchase on SpringerLink
- Instant access to the full article PDF.
USD 39.95
Prices may be subject to local taxes which are calculated during checkout

References
Su, S.-K. et al. Perspective on low-dimensional channel materials for extremely scaled CMOS. In 2022 IEEE Symposium on VLSI Technology and Circuits 403–404 (2022).
O’Brien, K. P. et al. Process integration and future outlook of 2D transistors. Nat. Commun. 14, 6400 (2023).
Jiang, J., Xu, L., Qiu, C. & Peng, L.-M. Ballistic two-dimensional InSe transistors. Nature 616, 470–475 (2023).
IEEE International Roadmap for Devices and Systems. https://irds.ieee.org/editions (2022).
Cheng, Z. et al. How to report and benchmark emerging field-effect transistors. Nat. Electron. 5, 416–423 (2022).
Wu, P. Mobility overestimation in molybdenum disulfide transistors due to invasive voltage probes. Nat. Electron. 6, 836–838 (2023).
Fan, D. et al. Two-dimensional semiconductor integrated circuits operating at gigahertz frequencies. Nat. Electron. 6, 879–887 (2023).
Xiong, X. et al. Top-gate CVD WSe2 pFETs with record-high Id~594 μA/μm, Gm~244 μS/μm and WSe2/MoS2 CFET based half-adder circuit using monolithic 3D integration. In 2022 International Electron Devices Meeting (IEDM) 20.6.1–20.6.4 (2022).
Desai, S. B. et al. MoS2 transistors with 1-nanometer gate lengths. Science 354, 99–102 (2016).
Wu, F. et al. Vertical MoS2 transistors with sub-1-nm gate lengths. Nature 603, 259–264 (2022).
Liu, L. et al. Transferred van der Waals metal electrodes for sub-1-nm MoS2 vertical transistors. Nat. Electron. 4, 342–347 (2021).
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Competing interests
The authors declare no competing interests.
Rights and permissions
About this article
Cite this article
Wu, P., Jiang, J. & Peng, LM. Setting a standard for benchmarking 2D transistors with silicon. Nat Rev Electr Eng 1, 629–631 (2024). https://doi.org/10.1038/s44287-024-00093-y
Published:
Version of record:
Issue date:
DOI: https://doi.org/10.1038/s44287-024-00093-y
This article is cited by
-
Towards fab-compatible two-dimensional electronics
Nature Reviews Electrical Engineering (2025)