Fig. 7: Error-rate characteristics of SRAM bitcells under pseudo-read operation.

SRAM error rates for stored “0” (a) and “1” (b) after pseudo-read operation across 0.3–0.9 V VDDM under various PVT conditions, based on post-layout Monte Carlo simulations.