Figure 4

Logic gate operations (OR, AND, NOT).
Upper parts are the spatial performance of the logic gates. The middle beam is the emitter signal, while that located at both sides represents the input of A and B signals. Lower figures plot the time domain performance when the transistor is operated under different logic modes. The black lines are the emitter signals and others are the base signals.