Realisation of large-scale quantum computation requires both error correction capability and a large number of qubits. Here, the authors propose to use a CMOS-compatible architecture featuring a spin qubit surface code and individual qubit control via floating memory gate electrodes.
- M. Veldhorst
- H. G. J. Eenink
- A. S. Dzurak