Vertical transistors based on 2D semiconductors have the potential to reduce the footprint of electronic circuits, but their high-density integration remains challenging. Here, the authors report a vertical lamination approach for realizing high-density MoS2 vertical sidewall transistors.
- Quanyang Tao
- Ruixia Wu
- Yuan Liu
