Fig. 1: Schematic of the parallel multichannel arrangement (arranged in a cascade).
a Overall configuration of the device, b sidewall roughness manifestation, and c outlets of the parallel microchannels
Fig. 1: Schematic of the parallel multichannel arrangement (arranged in a cascade). | Microsystems & Nanoengineering
