Fig. 3: The test schematic and the built test platform. | Microsystems & Nanoengineering