Fig. 6

The chip photo and the packaged system. a The chip is packaged on a printed circuit board supported by a silicon wafer at the back. A high-resistivity silicon lens abuts the back of the silicon wafer to enable reception of the THz waves from the backside. b The chip is implemented in an industry standard 65-nm CMOS process and measures 2 mm × 1 mm in dimension