Fig. 5: Implementing a full-adder with a DSC. | Nature Communications

Fig. 5: Implementing a full-adder with a DSC.

From: Implementing digital computing with DNA-based switching circuits

Fig. 5: Implementing a full-adder with a DSC.The alternative text for this image may have been generated using AI.

a–d Logic gate diagram (a), truth table (b), dual-rail representation (c), and switching circuit diagram (d) of the full-adder circuit. e Fluorescence readout of sum (left) and carry (right) with all possible combinations of inputs. Source data are provided as a Source Data file.

Back to article page