Fig. 2
From: Structurally optimized SiC CMOS FinFET for high-temperature and low-power SoC logic integration
a Schematic cross-sectional diagrams of the simulated SiC-based CMOS FinFETs. b Process diagrams of SiC CMOS FinFETs.
Fig. 2 | Scientific Reports
