Fig. 11
From: Novel structures of chaos-based parallel multiple image encryption and FPGA implementation

Timing diagram of the scheme of two consecutive read commands with the DDR4 SDRAM76.
From: Novel structures of chaos-based parallel multiple image encryption and FPGA implementation

Timing diagram of the scheme of two consecutive read commands with the DDR4 SDRAM76.