Fig. 3: Hardware architectures of typical array-level MAs and RAs. | npj Wireless Technology