Integrated Circuit Testing Methodologies

The reliability and performance of integrated circuits (ICs) are ensured through a suite of complementary testing methodologies that span from low-level defect detection to system-level functional validation. Structural testing techniques, such as scan-based design for testability, enable deterministic pattern generation via automatic test pattern generation (ATPG) to uncover manufacturing faults. Built-in self-test (BIST) architectures embed pattern generators and response analysers on-chip, reducing dependence on external test resources. Defect-oriented approaches target physical defects through critical-area analysis to enhance test coverage and reduce defect rates in advanced nodes. System-level test strategies, including functional test programmes and burn-in stress, assess performance under realistic workloads and environmental variations. In-field and power-on self-tests extend coverage to ageing and latent faults, maintaining safety and reliability across the product life cycle. To address the burgeoning volume of test data in ultra-large-scale integration, test compression and coding schemes reduce test time and equipment bandwidth. Emerging machine learning methods reorder and select test vectors to balance test cost and fault coverage, while novel in situ delay measurement structures monitor path timing degradation under process, voltage and temperature variations. Together, these methodologies create a robust framework for detecting, localising and mitigating faults in state-of-the-art ICs, supporting global deployment in consumer electronics, automotive systems and critical infrastructure.

Research from Nature Portfolio

No recent Nature Portfolio content available.

Research from all publishers

Recent studies have introduced a comprehensive toolchain for quantifying burn-in stress effectiveness on large automotive system-on-chips, combining layout-aware toggle coverage metrics with parallel computing and machine learning to accelerate analysis and visualise stress distribution across multi-million-gate devices. A novel system-level test methodology for communication peripherals addresses weaknesses in scan-based structural tests by integrating a hardware companion module with automatic test equipment to corrupt and verify data frames, thereby enhancing fault detection in automotive network interfaces. Advances in test data compression for ultra-large-scale integrated circuits offer a detailed taxonomy of coding methods, scan-chain optimisations and entropy-based schemes, achieving substantial reductions in test volume and equipment bandwidth requirements, and paving the way for efficient testing of chiplets and next-generation heterogeneous systems.

Integrated Circuit Testing Methodologies publication trend

The graph below shows the total number of articles in integrated circuit testing methodologies across all publications each year (not limited to Nature Index journals).

Technical terms

Automatic Test Pattern Generation (ATPG): Algorithmic creation of input vectors to detect design faults in structural testing.

Built-In Self-Test (BIST): On-chip circuitry that generates test patterns and analyses responses without external testers.

Scan chain: A design-for-testability feature that shifts internal flip-flop states for controllability and observability.

Toggle coverage: Metric quantifying the transition activity induced by test patterns, used to assess stress effectiveness.

Functional test (System-Level Test): Execution of real or simulated application workloads to verify functional correctness under realistic conditions.

Test compression: Techniques that reduce the volume of test data by coding, scan-chain restructuring or compaction, easing bandwidth constraints.

References

1. A Toolchain to Quantify Burn-In Stress Effectiveness on Large Automotive System-on-Chips. IEEE Access (2023).
2. A System-Level Test Methodology for Communication Peripherals in System-on-Chips. IEEE Transactions on Computers (2024).
3. Defect-Oriented Test: Effectiveness in High Volume Manufacturing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2020).
4. Pattern Reorder for Test Cost Reduction Through Improved SVMRANK Algorithm. IEEE Access (2020).
5. A Review of Test Stimulus Compression Methods for Ultra-Large-Scale Integrated Circuits. Applied Sciences (2024).
6. BPath-RO: A Performance- and Area-Efficient In Situ Delay Measurement Scheme for Digital IC. Electronics (2023).